Processor-Directed Cache Coherence Mechanism – A Performance Study

Journal Title: International Journal on Computer Science and Engineering - Year 2011, Vol 3, Issue 9

Abstract

Cache coherent multiprocessor architecture is widely used in the recent multi-core systems, embedded systems and massively parallel processors. With the ever increasing performance gap between processor and memory, there is a requirement for an optimal cache coherence mechanism in a cache coherent multiprocessor. The conventional directory based cache coherence scheme used in large scale multiprocessors suffers from considerable overhead. To overcome this problem we have developed a compiler assisted, processor directed cache coherence mechanism and evaluated. The approach is autoinvalidation based one that uses a hardware buffer termed Coherence Buffer (CB) and there is no need for directory. The CB method is compared in this paper with a self-invalidation based directory approach that employs a last touch predictor (LTP). Detailed architectural simulations of Distributed Shared Memory configurations with superscalar processors show that 8-entry 4-way associative CB performs better than the LTP based self-invalidation method as well as full-map 3-hop directory for five of the SPLASH-2 benchmarks under release consistency memory model. Given its performance, cost, complexity and scalability advantages, the CB approach is found to be promising approach for emerging applications in large scale multiprocessors, multi-core systems, and transaction processing systems.

Authors and Affiliations

H. Sarojadevi , S. K. Nandy

Keywords

Related Articles

A Modified Leader Election Algorithm for MANET

Distributed systems are the backbone of modern day computing services. A mobile ad hoc network (MANET) is a collection of mobile nodes that can communicate via message passing over wireless links. Communication takes pla...

Wavelet Features Based War Scene Classification using Artificial Neural Networks

This paper addresses the problem of war scene classification. Scene classification underlies many problems in visual perception such as object recognition and environment navigation. Scene classification, the classificat...

FEATURE BASED IMAGE OPTIMIZATION TECHIQUE

The motivation behind the production of high resolution images is to increase the quality and the visual presentation of a digital image. The erstwhile analogue images captured by the silver Bromide film was having infin...

OUTDOOR PROPAGATION MODELS A LITERATURE REVIEW

The major focus of this review is based on earlier & present day developments encompassing the field of radio transmission & propagation. It covers a wide area of radio communication in a more subtle & elasti...

A COMPREHENSIVE REVIEW AND ANALYSIS ON OBJECT-ORIENTED SOFTWARE METRICS IN SOFTWARE MEASUREMENT

The software development is dynamic and is always undergoing major changes. Today a huge number of tools and methodologies are available for software development and software development refers to all activities that go...

Download PDF file
  • EP ID EP102955
  • DOI -
  • Views 135
  • Downloads 0

How To Cite

H. Sarojadevi, S. K. Nandy (2011). Processor-Directed Cache Coherence Mechanism – A Performance Study. International Journal on Computer Science and Engineering, 3(9), 3202-3206. https://europub.co.uk/articles/-A-102955