RASP-TMR: An Automatic and Fast Synthesizable Verilog Code Generator Tool for the Implementation and Evaluation of TMR Approach

Abstract

Triple Modular Redundancy (TMR) technique is one of the most well-known techniques for error masking and Single Event Effects (SEE) protection for the FPGA designs. These FPGA designs are mostly expressed in hardware descrip-tion languages, such as Verilog and VHDL. The TMR technique involves triplication of the design module and adding the majority voter circuit for each output port. Building this triplication scheme is a non-trivial task and requires a lot of time and effort to alter the code of the design. In this paper, the RASP-TMR tool is developed and presented that has functionalities to take a synthesizable Verilog design file as an input, parse the design and triplicate it. The tool also generates a top-level module in which all three modules are instantiated and finally adds the proposed majority voter circuit. This tool, with its graphical user interface, is implemented in MATLAB. The tool is simple, fast and user-friendly. The tool generates the synthesizable design that facilitates the user to evaluate and verify the TMR design for FPGA-based systems. A simulation scenario is created using Xilinx ISE tools and ISim simulator. Different fault models are examined during simulations such as bit-flip and stuck at 1/0. The results using various benchmark designs demonstrate that the tool produces synthesizable code and the proposed majority voter logic perfectly masks the error/failure.

Authors and Affiliations

Abdul Rafay Khatri, Ali Hayek, Josef Borcsok

Keywords

Related Articles

Preprocessor Agent Approach to Knowledge Discovery Using Zero-R Algorithm

  Data mining and multiagent approach has been used successfully in the development of large complex systems. Agents are used to perform some action or activity on behalf of a user of a computer system. The stu...

Content Based Image Retrieval Using Gray Scale Weighted Average Method

High feature vector dimension quietly remained a curse element for Content Based Image Retrieval (CBIR) system which eventually degrades its efficiency while indexing similar images from database. This paper proposes CBI...

Optimal Design of PMSA for SBW Application

In this paper a new topology of Permanent Magnet Synchronous Actuator (PMSA) is used for steer-by-wire application. The magnetic field patterns are determined from finite element modeling, for different rotor positions a...

Differential Evolution based SHEPWM for Seven-Level Inverter with Non-Equal DC Sources

This paper presents the application of differential evolution algorithm to obtain optimal switching angles for a single-phase seven-level to improve AC voltage quality. The proposed inverter in this article is composed o...

Research Pathway towards MAC Protocol in Enhancing Network Performance in Wireless Sensor Network (WSN)

The applications and utility of Wireless Sensor Network (WSN) have increased its pace in making an entry to the commercial market since the last five years. It has successfully established its association with Internet-o...

Download PDF file
  • EP ID EP376628
  • DOI 10.14569/IJACSA.2018.090875
  • Views 73
  • Downloads 0

How To Cite

Abdul Rafay Khatri, Ali Hayek, Josef Borcsok (2018). RASP-TMR: An Automatic and Fast Synthesizable Verilog Code Generator Tool for the Implementation and Evaluation of TMR Approach. International Journal of Advanced Computer Science & Applications, 9(8), 590-597. https://europub.co.uk/articles/-A-376628