RASP-TMR: An Automatic and Fast Synthesizable Verilog Code Generator Tool for the Implementation and Evaluation of TMR Approach

Abstract

Triple Modular Redundancy (TMR) technique is one of the most well-known techniques for error masking and Single Event Effects (SEE) protection for the FPGA designs. These FPGA designs are mostly expressed in hardware descrip-tion languages, such as Verilog and VHDL. The TMR technique involves triplication of the design module and adding the majority voter circuit for each output port. Building this triplication scheme is a non-trivial task and requires a lot of time and effort to alter the code of the design. In this paper, the RASP-TMR tool is developed and presented that has functionalities to take a synthesizable Verilog design file as an input, parse the design and triplicate it. The tool also generates a top-level module in which all three modules are instantiated and finally adds the proposed majority voter circuit. This tool, with its graphical user interface, is implemented in MATLAB. The tool is simple, fast and user-friendly. The tool generates the synthesizable design that facilitates the user to evaluate and verify the TMR design for FPGA-based systems. A simulation scenario is created using Xilinx ISE tools and ISim simulator. Different fault models are examined during simulations such as bit-flip and stuck at 1/0. The results using various benchmark designs demonstrate that the tool produces synthesizable code and the proposed majority voter logic perfectly masks the error/failure.

Authors and Affiliations

Abdul Rafay Khatri, Ali Hayek, Josef Borcsok

Keywords

Related Articles

A Modified Heuristic-Block Protocol Model for Privacy and Concurrency in Cloud

With boost in the figure of cloud users and the magnitude of sensitive data on cloud, shielding of cloud has become more important. Competent methods are consistently desirable to ensure the information privacy and load...

Deep Learning Algorithm for Cyberbullying Detection

Cyberbullying is a crime where one person becomes the target of harassment and hate. Many cyberbullying detection approaches have been introduced, however, they were largely based on textual and user features. Most of th...

Public Transportation Management System based on GPSWiFi and Open Street Maps

Information technology (IT) has transformed many industries, from education to health care to government, and is now in the early stages of transforming transportation systems. Transportation faces many issues like high...

Linking Context to Data Warehouse Design

Data warehouses are now widely used for analysis and decision support purposes. The availability of software solutions, which are more and more user-friendly and easy to manipulate has made it possible to extend their us...

Comparison of Machine Learning Algorithms to Classify Web Pages

The ‘World Wide Web’, or simply the web, represents one of the largest sources of information in the world. We can say that any topic we think about is probably finding it's on the web. Web information comes in different...

Download PDF file
  • EP ID EP376628
  • DOI 10.14569/IJACSA.2018.090875
  • Views 107
  • Downloads 0

How To Cite

Abdul Rafay Khatri, Ali Hayek, Josef Borcsok (2018). RASP-TMR: An Automatic and Fast Synthesizable Verilog Code Generator Tool for the Implementation and Evaluation of TMR Approach. International Journal of Advanced Computer Science & Applications, 9(8), 590-597. https://europub.co.uk/articles/-A-376628