Reduced-Latency and Area-Efficient Architecture for FPGA-Based Stochastic LDPC Decoders

Abstract

This paper introduces a new field programmable gate array (FPGA) based stochastic low-density parity-check (LDPC) decoding process, to implement fully parallel LDPC-decoders. The proposed technique is designed to optimize the FPGA logic utilisation and to decrease the decoding latency. In order to reduce the complexity, the variable node (VN) output saturated-counter is removed and each VN internal memory is mapped only in one slice distributed RAM. Furthermore, an efficient VN initialization, using the channel input probability, is performed to improve the decoder convergence, without requiring additional resources. The Xilinx FPGA implementation shows that the proposed decoding approach reaches high performance along with reduction of logic utilisation, even for short codes. As a result, for a (200, 100) regular codes, a 57% reduction of the average decoding cycles is attained with an important bit error rate improvement, at Eb/N0 = 5.5dB. Additionally, a significant hardware reduction is achieved.

Authors and Affiliations

Ghania Zerari, Abderrezak Guessoum

Keywords

Related Articles

Convolutional Neural Networks in Predicting Missing Text in Arabic

Missing text prediction is one of the major concerns of Natural Language Processing deep learning community’s at-tention. However, the majority of text prediction related research is performed in other languages but not...

The Designing of Adaptive Self-Assessment Activities in Second Language Learning using Massive Open Online Courses (MOOCs)

Massive Open Online Courses (MOOCs) provides an effective learning platform with various high-quality educational materials accessible to learners from all over the world. In this paper, the types of learner characterist...

A Web based Inventory Control System using Cloud Architecture and Barcode Technology for Zambia Air Force

Inventory management of spares is one of the activities Zambia Air Force (ZAF) undertakes to ensure optimal serviceability state of equipment to effectively achieve its roles. This obligation could only be made possible...

Experimental Evaluation of the Virtual Environment Efficiency for Distributed Software Development

At every software design stage nowadays, there is an acute need to solve the problem of effective choice of libraries, development technologies, data exchange formats, virtual environment systems, characteristics of virt...

Optimization of OADM DWDM Ring Optical Network using Various Modulation Formats

In this paper, the performance of the ring optical network is analyzed at bit rate 2.5 Gbps and 5 Gbps for various modulation formats such as NRZ rectangular, NRZ raised cosine, RZ soliton, RZ super Gaussian, RZ raised c...

Download PDF file
  • EP ID EP260002
  • DOI 10.14569/IJACSA.2017.080707
  • Views 105
  • Downloads 0

How To Cite

Ghania Zerari, Abderrezak Guessoum (2017). Reduced-Latency and Area-Efficient Architecture for FPGA-Based Stochastic LDPC Decoders. International Journal of Advanced Computer Science & Applications, 8(7), 45-51. https://europub.co.uk/articles/-A-260002