Relaiblity and Fault Analysis in On-Chip Network

Abstract

System on chips towards multicore design for taking advantage of technology scaling and also for speeding up system performance through increased parallelism in the fact that power wall limits the increase of the clock frequency. Network on chip are shown to be feasible and easy to scale for supporting the large number of processing elements rather than point to point interconnect wire or shared buses. As industry moves towards many core chips, network on chips (NOCs) are emerging at the scalable fabric for interconnecting the cores. With power now the first –order design constraint, early-stage estimation of NOC power has been crucially important.

Authors and Affiliations

Ramalakshmi R, Tharani. B, Hari Priyadharshini S, Ilakkya S, Kanimozhi S

Keywords

Related Articles

Internet of Things based Hazardous Gas detection in Power Plants

As most of the power production in today’s world mainly relies on power plants,it becomes more considerate for its safety. It is necessary that good safety systems are to be implemented in places of education and work....

Eccentrically Loaded Strip Footing on Oil Contaminated Kanhan Sand

Onshore and offshore oil spills contaminate soil. In addition to environmental concerns for ground water pollution and other possible effects, the geotechnical properties of the contaminated soil such as the shear stren...

Design of Low Cost Laryngoscope with Video Streaming

This work aims at high frame rate laryngoscope which can be able to visualize a human vocal fold with high pixel rate. The resultant image may be useful in pathology, the out-patient clinic and in-patient ENT consultati...

slugEffect of Angle of Incidence on Stability Derivatives of A Wing

In the Present paper effect of angle of incidence on pitching derivatives of a delta wing with curved leading edges of a attached shock case is been studied. A Strip theory is used in which strips at different span wise...

Microcontroller Based Speed Control Scheme of Bldc Motor using Proteus

this paper is proposed to control speed of a dc motor using low cost pic16f877a microcontroller. To accomplish this, pwm technique is used, which is intrinsic under module of pic. A microcontroller based speed control s...

Download PDF file
  • EP ID EP23679
  • DOI http://doi.org/10.22214/ijraset.2017.3217
  • Views 265
  • Downloads 5

How To Cite

Ramalakshmi R, Tharani. B, Hari Priyadharshini S, Ilakkya S, Kanimozhi S (2017). Relaiblity and Fault Analysis in On-Chip Network. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(3), -. https://europub.co.uk/articles/-A-23679