Relaiblity and Fault Analysis in On-Chip Network

Abstract

System on chips towards multicore design for taking advantage of technology scaling and also for speeding up system performance through increased parallelism in the fact that power wall limits the increase of the clock frequency. Network on chip are shown to be feasible and easy to scale for supporting the large number of processing elements rather than point to point interconnect wire or shared buses. As industry moves towards many core chips, network on chips (NOCs) are emerging at the scalable fabric for interconnecting the cores. With power now the first –order design constraint, early-stage estimation of NOC power has been crucially important.

Authors and Affiliations

Ramalakshmi R, Tharani. B, Hari Priyadharshini S, Ilakkya S, Kanimozhi S

Keywords

Related Articles

Experimental Study of Light Weight Concrete Using Natural Fiber

The overall goal of this research is to investigate the behavioural study of natural fibre in concrete structure. The coir fibre recently attracted an interest as a sustainable fibre composite material, due to some spec...

Experimental Investigation to Study the Effect of the Mineral Oil and Carbide Insert Shapes on Machining of Aisi 4140

There are so many machining parameters, which affects the surface finish of product. One important machining parameter is the shape of the cutting tool and another one is the cutting condition (dry or wet). In this stud...

Experimental Analysis On Dsdv Protocol For Fanets

In these days the capability and role of Mobile Ad hoc Networks have rapidly increased. Their use in emergency, Natural catastrophe, army war fields and UAVs is getting very popular because of cutting side technologies...

Matlab Implementation of Face Recognition Using Local Binary Variance Pattern

Face images can be seen as a composition of micro-patterns which can be well described by LBP (Local Binary Pattern). We exploited this observation on human face database for efficient representation in face recognition...

QOS Improved Load Balancing Framework for Wireless Networks

Quality-of-service (QoS) is very important issues in load balancing and task scheduling process in distributed network system. The non-efficient load balancing and task scheduling algorithm decreases Quality-of-service...

Download PDF file
  • EP ID EP23679
  • DOI http://doi.org/10.22214/ijraset.2017.3217
  • Views 278
  • Downloads 5

How To Cite

Ramalakshmi R, Tharani. B, Hari Priyadharshini S, Ilakkya S, Kanimozhi S (2017). Relaiblity and Fault Analysis in On-Chip Network. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(3), -. https://europub.co.uk/articles/-A-23679