Reversible Multiplier with Peres Gate and Full Adder

Abstract

Low Power dissipation and smaller area are one of the important factors while designing multipliers for digital circuits. As multipliers used in digital circuits dissipate large amount of heat whenever there is a transition of bits. Reversible Logic has emerged as a promising technology in reducing power dissipation. It has application in various fields such as low power VLSI, Quantum computing and Nano-technology. Hence, In this paper we try to design a reversible multiplier using Peres gate and Full adder. We show that, proposed multiplier is efficient in terms area, power and delay. Furthermore, it requires fewer garbage outputs and constant inputs. Proposed reversible multiplier is implemented using VHDL, simulated and synthesized on Xilinx 13.1 tool.

Authors and Affiliations

Prof. Amol D. Morankar| Dept. of Electronics and Telecommunication Engg. V.N.I.T Nagpur, India, Prof. Vivek M. Sakode| Dept. of Electronics and Telecommunication Engg. Government Polytechnic , Gadchiroli, India

Keywords

Related Articles

The Next Page Access Prediction Using Makov Model

Predicting the next page to be accessed by the Web users has attracted a large amount of research. In this paper, a new web usage mining approach is proposed to predict next page access. It is proposed to identify simil...

Image Enhancement for Visual Impairments

Image Enhancement techniques which improve the quality (clarity) of images for human viewing, removing blurring and noise, increasing contrast, and revealing. This enhancer accommodates most of the image enhancement t...

Investigation on Performance of Dense Wavelength Division Multiplexing Passive Optical Network

In this paper, the simulating and investigation on DWDM (dense wavelength division multiplexing) operating at central frequency of 1550 nm has been done. To compensate for the dispersion of DCF fiber has been used to man...

Key Management Scheme for Preventing False Data in Wireless Sensor Network

Injecting false data attack is a well known serious threat to wireless sensor network, for which an adversary reports bogus information to sink causing error decision at upper level and energy waste in en-route nodes. In...

Performance Analysis of Modified SV-Model Based DWT-OFDM Diversity for UWB System

Any UWB system faces major challenges in achieving wide coverage without affecting the system performance. In recent generation communication system OFDM is used to cater for increased data rate of wireless medium wi...

Download PDF file
  • EP ID EP8413
  • DOI -
  • Views 321
  • Downloads 26

How To Cite

Prof. Amol D. Morankar, Prof. Vivek M. Sakode (2014). Reversible Multiplier with Peres Gate and Full Adder. International Journal of Electronics Communication and Computer Technology, 4(4), 705-710. https://europub.co.uk/articles/-A-8413