Reversible Multiplier with Peres Gate and Full Adder

Abstract

Low Power dissipation and smaller area are one of the important factors while designing multipliers for digital circuits. As multipliers used in digital circuits dissipate large amount of heat whenever there is a transition of bits. Reversible Logic has emerged as a promising technology in reducing power dissipation. It has application in various fields such as low power VLSI, Quantum computing and Nano-technology. Hence, In this paper we try to design a reversible multiplier using Peres gate and Full adder. We show that, proposed multiplier is efficient in terms area, power and delay. Furthermore, it requires fewer garbage outputs and constant inputs. Proposed reversible multiplier is implemented using VHDL, simulated and synthesized on Xilinx 13.1 tool.

Authors and Affiliations

Prof. Amol D. Morankar| Dept. of Electronics and Telecommunication Engg. V.N.I.T Nagpur, India, Prof. Vivek M. Sakode| Dept. of Electronics and Telecommunication Engg. Government Polytechnic , Gadchiroli, India

Keywords

Related Articles

A Web Usage Mining Framework for Business Intelligence

In this paper, we introduce a web mining solution to business intelligence to discover hidden patterns and business strategies from their customer and web data. We propose a new framework based on web mining technology....

Performance Analysis and Formulation of Turbo Coded OFDM over Rayleigh & Rician Fading Channel

In wireless communication, to attain high throughput and better transmission quality, there is a need of better system design . Orthogonal Frequency Division Multiplexing (OFDM) is a techniques for parallel transmission....

Home Automation and Security System Using Android ADK

Today we are living in 21st century where automation is playing important role in human life. Home automation allows us to control household appliances like light, door, fan, AC etc. It also provides home security and em...

Simulation in Wireless Sensor Networks

Simulation tools for wireless sensor networks are increasingly being used to study sensor webs and to test new applications and protocols in this evolving research field. There is always an overriding concern when using...

Construction of Rectangular Window Linear Time Verient Filter for Noise Concellation Using FRFT

The Direct sequence spread spectrum concepts are important for achieving better performance of communication systems. The suppression of interference noise present in the spread spectrum communication systems is essentia...

Download PDF file
  • EP ID EP8413
  • DOI -
  • Views 344
  • Downloads 26

How To Cite

Prof. Amol D. Morankar, Prof. Vivek M. Sakode (2014). Reversible Multiplier with Peres Gate and Full Adder. International Journal of Electronics Communication and Computer Technology, 4(4), 705-710. https://europub.co.uk/articles/-A-8413