Rtl Desing And Vlsi Implementation Of An Efficient Convolution Encoder And Adaptive Viterbi Decoder

Abstract

Error-correcting convolution codes provide a proven method to limit the effects of noise in digital data communication. Convolution codes are employed to implement forward error correction (FEC) but the complexity of corresponding decoder’s increases exponentially with the restraint length K. Sophistication Encoding with Viterbi decoding is a powerful FEC technique that is particularly suited to a channel in which the transmitted signal is corrupted mainly by Additive white Gaussian Noise. Here, we present a Convolution Encoder and Viterbi Decoder with a constraint length of 9 and code rate of 1/2. This is comprehended using Verilog HDL. It is simulated and synthesized using Modalism Altera 10.0d and Xilinx 12.1 ISE. The main goal of this paper is to design based Convolution Encoder and Viterbi Decoder which encodes/decodes the data. This architecture has simpler code and flexible configuration when compared to other architectures and saves silicon area through efficient device utilization which makes it favorable for fpga.

Authors and Affiliations

Thalakayala Eleesha| Student, M.Tech (VLSI), Sri Vasavi Institute Of Engineering And Technology, Nandamuru, V. G. Pavan Kumar| Assistant Professor, Sri Vasavi Institute Of Engineering And Technology, Nandamuru

Keywords

Related Articles

A Novel Approach for Processing of Real Time Big Data for Machine Learning By Using Map reduce Paradigm

As of late Big Data and its investigation assuming overwhelming part in ideal stockpiling of semi or unstructured information and Decision making by utilizing mining systems and prescient examination. Particularly Re...

The Data Storage and Assured Sharing Methodology among Differing Groups in Cloud Computing

Cloud computing, with the qualities of inherent data sharing and low maintenance, gives a superior usage of assets. To safeguard data security, a typical approach is to encrypt data files before the customers transfe...

Data integrity and Auditing for Secured Cloud Data Storage

Time and Trend has its own significance to build the technology smarter, better and easier to the end user.To the Better stretch of the Information Technology, the Innovation and renovation has changed computing appr...

Effect of Condenser Pressure (Vacuum) On Efficiency And Heat Rate of Steam Turbine

Electricity plays a vital role in our daily life. The power demand is increasing day by day due to increasing the population. The power is required for Industrialization and development of nation. Our country mainly...

Self-Assured Formal Deduplication In FusionCloud Methodology

Data deduplication is a critical system in support dispose of excess information as an option of enthralling records; it provisions simply distinct copy of file. Together with the whole associations stockpiling patte...

Download PDF file
  • EP ID EP16403
  • DOI -
  • Views 383
  • Downloads 33

How To Cite

Thalakayala Eleesha, V. G. Pavan Kumar (2014). Rtl Desing And Vlsi Implementation Of An Efficient Convolution Encoder And Adaptive Viterbi Decoder. International Journal of Science Engineering and Advance Technology, 2(11), 856-860. https://europub.co.uk/articles/-A-16403