Rtl Desing And Vlsi Implementation Of An Efficient Convolution Encoder And Adaptive Viterbi Decoder

Abstract

Error-correcting convolution codes provide a proven method to limit the effects of noise in digital data communication. Convolution codes are employed to implement forward error correction (FEC) but the complexity of corresponding decoder’s increases exponentially with the restraint length K. Sophistication Encoding with Viterbi decoding is a powerful FEC technique that is particularly suited to a channel in which the transmitted signal is corrupted mainly by Additive white Gaussian Noise. Here, we present a Convolution Encoder and Viterbi Decoder with a constraint length of 9 and code rate of 1/2. This is comprehended using Verilog HDL. It is simulated and synthesized using Modalism Altera 10.0d and Xilinx 12.1 ISE. The main goal of this paper is to design based Convolution Encoder and Viterbi Decoder which encodes/decodes the data. This architecture has simpler code and flexible configuration when compared to other architectures and saves silicon area through efficient device utilization which makes it favorable for fpga.

Authors and Affiliations

Thalakayala Eleesha| Student, M.Tech (VLSI), Sri Vasavi Institute Of Engineering And Technology, Nandamuru, V. G. Pavan Kumar| Assistant Professor, Sri Vasavi Institute Of Engineering And Technology, Nandamuru

Keywords

Related Articles

E-medicinal services frameworks are ever trendier, a lot of private information for restorative standard is involved, and people begin to value that they would totally lose sort out over their individual data once it...

UPQC Implements The 3-Phase Shunt And Series Active Power Filter To Compensate Current And Voltage Harmonics

This paper presents the three phase shunt and series active power filter in order to reduce the current and voltage harmonics. To implement Unified Power Quality Conditioner (UPQC) control algorithm two control strat...

The Trust and Reputation Systems towards Data for Cloud and Wireless Sensor Networks Integrity

Cloud Computing has powerful data storage and data processing capabilities as well as Wireless sensor network has capability of gathering large amount of data. Presented on by including ordering data storage besides...

Embedded Platform For Online Signature Verification

in my project the proposed system is used for verifying the signature of particular person with help of embedded plat form on mobile devices. This paper studies online signature verification on PC interface-based mob...

The Need Of Financial Statement Analysis In A Firm/An Orgnization

Financial statement analysis play a dominate role in setting the frame watt of managerial decisions through analysis and interpretation of financial statement. This paper discusses about financial „ strength and we...

Download PDF file
  • EP ID EP16403
  • DOI -
  • Views 353
  • Downloads 33

How To Cite

Thalakayala Eleesha, V. G. Pavan Kumar (2014). Rtl Desing And Vlsi Implementation Of An Efficient Convolution Encoder And Adaptive Viterbi Decoder. International Journal of Science Engineering and Advance Technology, 2(11), 856-860. https://europub.co.uk/articles/-A-16403