Side-Channel Passive Attacks Implementation to Cryptographic Hardware Using FPGA
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2014, Vol 3, Issue 11
Abstract
This paper dealt with an FPGA based test bed used for injecting faults through clock glitches, to result in setup and hold violations. The UART interface is realized on FPGA to provide PC based controlling for this fault injection. The pre-build serial International Data Encryption (IDEA) algorithm synthesis models (.ngc files) will be used as test encryption algorithm. A main objective of our research is to develop an efficient method for protecting FPGAbased implementations of cryptographic algorithms through effective concurrent testing of various types of faults, including faults injected by the attackers. An essential part of this research is to develop a method and tool for the evaluation of susceptibility of FPGA-based circuits to fault injection attacks. In this paper, we present such a method and tool. It allows us to examine an FPGA-based circuit, in particular an implementation of a cryptographic algorithm, subjected to a fault injection attack based on clock glitching. The effectiveness of the proposed approach is assessed for the IDEA implementation.
Authors and Affiliations
K. Durga Rajasekhar, O. Sudha Bharathi, K. Sirisha, R. Satish Kumar
Keywords
Related Articles
- EP ID EP28078
- DOI -
- Views 254
- Downloads 0
COMPARISON AND STATISTICAL ANALYSIS OF NAM AND NORMAL SPEECH PROCESSING USING WAVELET TRANSFORM
In this, we present statistical approaches to enhance body-conducted unvoiced speech for silent speech communication using wavelet transform. So far Analysis of NAM speech has been made only using HMM (Hidden Markov...
Tone Reservation Technique Based Clipping and Filtering Method for PAPR Reduction by Scaling Residual noise
OFDM is an extinguishly used next-generation wireless transmission technique because of its easy equalization. OFDM can send over hundreds of parallel data streams via multiple carriers which makes the possibility of...
An Algorithmic Framework In Order To Deal With Efficient Resource Allocation In Overlay Routing
Overlay routing has been projected in latest years as an effectual way to attain convinced routing properties devoid of leaving into the extended and monotonous procedure of consistency and worldwide exploitation of...
A Systematic Approach For Testing And Debugging Networks Called Atpg
ATPG recognize router configurations and produces a device-independent model. The imitation is used to make a minimum set of test packets to simply put into effect every link in the network or maximally exercise ever...
Design and Implementation of GSM based Irrigation System Using ARM7
The developed system is a machine based system, which automates the irrigation of land by combining various software and hardware approaches together to find exact field information and to provide instant across the...