Side-Channel Passive Attacks Implementation to Cryptographic Hardware Using FPGA
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2014, Vol 3, Issue 11
Abstract
This paper dealt with an FPGA based test bed used for injecting faults through clock glitches, to result in setup and hold violations. The UART interface is realized on FPGA to provide PC based controlling for this fault injection. The pre-build serial International Data Encryption (IDEA) algorithm synthesis models (.ngc files) will be used as test encryption algorithm. A main objective of our research is to develop an efficient method for protecting FPGAbased implementations of cryptographic algorithms through effective concurrent testing of various types of faults, including faults injected by the attackers. An essential part of this research is to develop a method and tool for the evaluation of susceptibility of FPGA-based circuits to fault injection attacks. In this paper, we present such a method and tool. It allows us to examine an FPGA-based circuit, in particular an implementation of a cryptographic algorithm, subjected to a fault injection attack based on clock glitching. The effectiveness of the proposed approach is assessed for the IDEA implementation.
Authors and Affiliations
K. Durga Rajasekhar, O. Sudha Bharathi, K. Sirisha, R. Satish Kumar
Keywords
Related Articles
- EP ID EP28078
- DOI -
- Views 241
- Downloads 0
Pilot-Symbol Assisted Power Delay Profile Estimation for MIMO-OFDM Systems
In this paper a power delay profile (PDP) estimation technique is proposed for the linear minimum mean square error (LMMSE) channel estimator of multipleinput multiple-output orthogonal frequency division multiplexing...
Online Clustering Of Multiple Data Streams
This paper presents an online Clustering of Data Stream Algorithm which can be used for on-line summarization of multiple data stream over fixed time length. A data stream is a large and continuously increasing seque...
NFC: A review of technology, tags, applications and security
Smart phones are on a course to becoming a need instead of just a want as users are integrating the devices into every aspect of their lives. Smart phones adoption also increases due to the convergence of value-added...
A Novel Virtual Grounding Based Read-Error Reduction Technique in SRAM
In this paper we are going to modify the Schmitt Trigger based SRAM for the purpose of more reduced power & area than the existing type of designs as well as the new design which is combined of virtual grounding with...
Seclusiveness Jamming Attacks Using Packet Hiding Method
We explains the problem of selective jamming attacks in wireless networks. The adversary is active only for a short period of time in this particular attack, it selectively targets the messages of high priority with...