Side-Channel Passive Attacks Implementation to Cryptographic Hardware Using FPGA

Abstract

This paper dealt with an FPGA based test bed used for injecting faults through clock glitches, to result in setup and hold violations. The UART interface is realized on FPGA to provide PC based controlling for this fault injection. The pre-build serial International Data Encryption (IDEA) algorithm synthesis models (.ngc files) will be used as test encryption algorithm. A main objective of our research is to develop an efficient method for protecting FPGAbased implementations of cryptographic algorithms through effective concurrent testing of various types of faults, including faults injected by the attackers. An essential part of this research is to develop a method and tool for the evaluation of susceptibility of FPGA-based circuits to fault injection attacks. In this paper, we present such a method and tool. It allows us to examine an FPGA-based circuit, in particular an implementation of a cryptographic algorithm, subjected to a fault injection attack based on clock glitching. The effectiveness of the proposed approach is assessed for the IDEA implementation.

Authors and Affiliations

K. Durga Rajasekhar, O. Sudha Bharathi, K. Sirisha, R. Satish Kumar

Keywords

Related Articles

Big Data Analytics for Net Flow Analysis in Distributed Environment using Hadoop

Network traffic measurement and analysis have been regularly performed on a high performance server that collects and analysis packet flow. When we monitor a large volume of network traffic data for detailed statisti...

Defence Consideration of Strategy Classifiers under Assault

Pattern arrangement of action structures are for the most part used as a piece of hostile applications, as biometric affirmation, framework intrusion area, and spam isolating, in which data can be purposely controlle...

Multi Biometric Model for Authentication Method

In recent years, biometric authentication has seen considerable improvements in reliability and accuracy,with some biometrics contribute reasonably good overall performance. In biometric based systems for identity ve...

Survey Paper on Music Beat Tracking

Tempo in music is beats perceived by us in unit time. The tempo is measured as number of beats per minute (BPM) in a music clip. This paper includes two algorithms used to measure tempo of music file. First one is an...

A Novel Protocol To Implement The Solution On Mobile And Desktop Machine For Location Based Queries

We put into practice an answer on a desktop machine and a mobile device to measure the competence of our protocol. We also bring in a safety replica and examine the safety in the circumstance of our protocol. At leng...

Download PDF file
  • EP ID EP28078
  • DOI -
  • Views 230
  • Downloads 0

How To Cite

K. Durga Rajasekhar, O. Sudha Bharathi, K. Sirisha, R. Satish Kumar (2014). Side-Channel Passive Attacks Implementation to Cryptographic Hardware Using FPGA. International Journal of Research in Computer and Communication Technology, 3(11), -. https://europub.co.uk/articles/-A-28078