Simulated Annealing optimized PID Controller design using ISE, IAE, IATE and MSE error criteria

Abstract

A PID controller is designed using ISE, IAE, ITAE and MSE error criteria for stable linear time invariant continuous system. A Simulated Annealing PID controller is designed for the plant to meet the desired performance specifications by using SA optimization method. PID controller gain parameters Kp,Ki,Kd are designed and applied to the PID controller system .The PID controller closed loop response is observed for ISE, IAE, IATE and MSE error criteria. A comparison of system performance observed for all four criteria.

Authors and Affiliations

Yogendra Kumar Soni , Rajesh Bhatt

Keywords

Related Articles

A Multimodal Biometric System Using Fingerprint and Face 

— Biometric identification system, which uses physical or behavioral features to check a person’s identity, ensures much greater security than passwords and number systems. Biometric features such as face or finger...

Designing Authentication for Wireless Communication Security Protocol  

Security is considered an important issue for mobile communication systems. In particular, the design of authentication mechanisms has received considerable research interest recently. However, most of the curren...

Security Issues with Possible Solutions in Cloud Computing-A Survey 

Cloud computing is a natural evolution for data and computation centers with automated systems management, workload balancing, and virtualization technologies. In this paper, the authors discuss security issues, pr...

Design of Wireless Monitor System Based On S3C2440 and GPRS 

This Paper introduces a new type Wireless Monitoring System, which applied in Industrial Field. In the Proposed system, the main hardware includes the S3C2440 Microcontroller based on ARM9 core, and the software adop...

Surface and Embedded Micro Strip Lines Characteristic Impedance and its Signal Propagation Delay Time in Optical Spectrum Transmission Regions  

This paper has presented the characteristic impedance and signal propagation delay time for both surface and embedded microstrip lines that comprise a conducting strip line with width w, thickness t of conductivity...

Download PDF file
  • EP ID EP161994
  • DOI -
  • Views 64
  • Downloads 0

How To Cite

Yogendra Kumar Soni, Rajesh Bhatt (2013). Simulated Annealing optimized PID Controller design using ISE, IAE, IATE and MSE error criteria. International Journal of Advanced Research in Computer Engineering & Technology(IJARCET), 2(7), 2337-2340. https://europub.co.uk/articles/-A-161994