Simulation & Implementation of Complex Multiplier using Vedic Mathematics
Journal Title: International journal of Emerging Trends in Science and Technology - Year 2014, Vol 1, Issue 5
Abstract
In VLSI technology speed optimization plays a vital role. So designing of high speed devices became necessary to fulfill the end user requirements. Generally the processor designing is mainly depending upon the MAC units. In that particularly multiplier architecture comes under crucial design. Vedic Mathematics is the ancient methodology of Indian mathematics which has a unique technique of calculations based on 16 Sutras (Formulae). In this paper the importance of Urdhva tiryakbhyam Sutra and Nikhilam Sutra are discussed. The design of complex multiplier designed using this sutra consists of Radix Selection Unit (RSU), Exponent Determinant (ED), Mean Determinant (MD) and Comparator. The multiplier shows the product of the provided inputs with reduced latency along with optimized power estimation. Transistor level implementation of Vedic Mathematics based 16-bit complex multiplier for high speed low power processor is reported in this paper. The functionality of these circuits was checked and performance parameters like propagation delay and dynamic power consumption were calculated by Xilinx sparten3E using standard 90nm CMOS technology for synthesis and simulation. The propagation delay of the resulting (16, 16) x (16, 16) complex multiplier was found to be 4ns and consume 81mW power. The implementation offered significant improvement in terms of delay and power from earlier reported ones
Authors and Affiliations
Aruna. M
Keywords
Related Articles
- EP ID EP220531
- DOI -
- Views 143
- Downloads 0
Failure Diagnosis of Spur Gear in Two Stage Planetary Gear Box of Bagasse Carrier Machine used in Sugar Industry by Using FEA
In this paper we have selected agearbox of bagasse carrier machine which is used in sugar industry. In sugar industry, For feeding bagasse to boiler as well as to carry crushed bagasse coming from sugar mill, bagasse car...
A Survey on Different Topologies, Switching Techniques and Routing Algorithms for A Network on Chip
Network on Chip (NoC) is a new paradigm for making interconnections within System on Chip (SoC) system. With the increasing chip integration and decreasing feature size the SoC does not meet the challenges of the new pro...
Integrated Campus
This system proposes automation of student’s record monitoring. The attendance of each student is marked by using thumb scanner. It reduces the paper work considerably as it is a day to day regular activity.This system i...
Exploration Encryption Mechanism Using Single Key for Public Cloud Storage
Sharing of Data is an main functionality in cloud Computing. In this system, we show how to share data in securely, flexibly, efficiently, and with others in cloud computing. Cloud storage is a bulk of information online...
Microhardness, Dielectric and Photoconductivity Studies of 2- Amino 5- Nitropyridinium Dihydrogen Phosphate (2A5NPDP) NLO Single Crystal
An orthorhombic (2- Amino 5 – Nitropyridinum Phosphate) semi organic crystals was grown using slow evaporation method. As grown crystals of 2A5NPDP was characterized by microhardness, dielectric and photoconductivity stu...