Single Bit Low Power Full Adder Cell using Substrate Bias Effect
Journal Title: International Journal of engineering Research and Applications - Year 2017, Vol 7, Issue 7
Abstract
Ultra low power portable electronic devices are the need of modern world. Portable devices need prolonged battery life, which can be achieved by reducing the power dissipation. Substrate bias effect is a leakage power reduction technique. It describes the changes in the threshold voltage with respect to change in source to bulk voltage. The substrate bias effect is used to control the leakage current. The reverse bias voltage widens the depletion region, due to which the threshold voltage increases. In this paper a single bit low power full adder has been proposed with substrate bias effect. Simulation of low voltage high performance hybrid single bit full adder cell also has been presented. By using the reverse biasing technique we have achieved power reduction in the single bit full adder cell. The power, delay and, power delay product (PDP) results have been obtained for proposed and existing designs with varying supply voltages. The proposed design shows PDP of 253.38fJ as compared to 277.23fJ of low voltage high performance hybrid single bit full adder cell at 1.8 Vdd. Simulation result show that the proposed design also performs better at varying temperature conditions. The power delay product has been also plotted versus the different reverse bias voltages applied in the proposed technique. All the work has been done in 180nm CMOS technology.
Authors and Affiliations
Sakshi Semwal, Dr. Jasdeep Kaur Dhanoa, Dinesh Kumar
Keywords
Related Articles
- EP ID EP391865
- DOI 10.9790/9622-0707073538.
- Views 146
- Downloads 0
Mesh Methodology based intelligent system works on foot step sound for Border Security
This paper displays a plan of WINS (Wireless Integrator Network Sensor) in a dispersed system utilizing multi jump correspondence, worked at low power and low recurrence. In WINS, the PIR Sensor (PASSIVE INFRARED) identi...
Design and Implementation of Area Optimized, Low Complexity CMOS 32nm Technology Based NCO
A numerically controlled oscillator (NCO) is a digital signal generator which is a very important block in many Digital Communication Systems such as Software Defined Radios, Digital Radio set and Modems, Down/Up convert...
Screening of Aspergillus oryzae M/4 for extra cellular alphaamylase production
Aspergillus oryzae M was cultivated for 42 days in submerged conditions of growth using new method of fungal cultivation. This method based on immobilizing enzymes producers on solid career in submerged conditions of gro...
Study of Triaxial Behavior of Geotextile Reinforced Marginal Soil Without and With Cement Modification for Subgrade Construction of Pavements
It Has Been Observed At Several Instances That Pavement Performance Is Greatly Affected By The Usage Of Poor Quality Of Soil Subgrade Which Causes Severe Damage And Distress. With The Growing Tendency To Utilize Marginal...
Performance Photovoltaic for Various Slope (Laboratory Scale)
The purpose of this research is to observe the performance of photovoltaic and observe the current and maximum temperature of photovoltaic. While the other purpose is to calculate the power and the efficiency that produc...