Single Bit Low Power Full Adder Cell using Substrate Bias Effect

Abstract

Ultra low power portable electronic devices are the need of modern world. Portable devices need prolonged battery life, which can be achieved by reducing the power dissipation. Substrate bias effect is a leakage power reduction technique. It describes the changes in the threshold voltage with respect to change in source to bulk voltage. The substrate bias effect is used to control the leakage current. The reverse bias voltage widens the depletion region, due to which the threshold voltage increases. In this paper a single bit low power full adder has been proposed with substrate bias effect. Simulation of low voltage high performance hybrid single bit full adder cell also has been presented. By using the reverse biasing technique we have achieved power reduction in the single bit full adder cell. The power, delay and, power delay product (PDP) results have been obtained for proposed and existing designs with varying supply voltages. The proposed design shows PDP of 253.38fJ as compared to 277.23fJ of low voltage high performance hybrid single bit full adder cell at 1.8 Vdd. Simulation result show that the proposed design also performs better at varying temperature conditions. The power delay product has been also plotted versus the different reverse bias voltages applied in the proposed technique. All the work has been done in 180nm CMOS technology.

Authors and Affiliations

Sakshi Semwal, Dr. Jasdeep Kaur Dhanoa, Dinesh Kumar

Keywords

Related Articles

Holistic Approach Towards Inclusive Understanding of Quality of Service In Wireless Sensor Network

Data is being communicated over a traditional network since a very long time and too much research and development has been carried out in the past. The Wireless communication is very different from that of the tradition...

Comparative assessment of landslide susceptibility by logistic regression and first order second moment method: Case study of Bujumbura Peri-Urban Area, Burundi.

Several landslides incidents in the Bujumbura region are reported regularly by independent sources. However, few studies on the causes in the region have been conducted and no record of susceptibility map at a regional e...

Analysis of The Propulsion System Towards The Speed Reduction of Vessels Type PC-43

(PC-43) is an Indonesian navy vessel type limited patrol craft made in Indonesian. The vessel was designed using a steel material with a maximum speed of 27 knots and using engine power by 3 x 1800 HP, T = 1.40 at the em...

Study of Plasma Dipole Antenna Using Equivalent Circuit Model

This study focuses on the characteristics of a plasma dipole antenna. Plasma antenna is an emerging technology that utilizes ionized gas as a conducting medium instead of metal. It is often convenient to represent the in...

Text Summarization And Evaluation Methods:–An Overview

Automatic text summarization introduced in the late 50‟s has evolved in its methods and usage, with the advent of technology it has been found to be useful especially in helping mankind absorb the mountains of data that...

Download PDF file
  • EP ID EP391865
  • DOI 10.9790/9622-0707073538.
  • Views 130
  • Downloads 0

How To Cite

Sakshi Semwal, Dr. Jasdeep Kaur Dhanoa, Dinesh Kumar (2017). Single Bit Low Power Full Adder Cell using Substrate Bias Effect. International Journal of engineering Research and Applications, 7(7), 35-38. https://europub.co.uk/articles/-A-391865