slugDSP Based Digit Serial Architecture

Apply

slugDSP Based Digit Serial Architecture

Journal Title: International Journal of Management, IT and Engineering - Year 2012, Vol 2, Issue 3

Abstract

This paper presents a systematic unfolding transformation technique to transform bit-serial architectures into equivalent digit-serial ones. The novel feature of the unfolding technique lies in the generation of functionally correct control circuits in the digit-serial architectures. Bit-serial systems process one bit of a word or sample in a clock cycle. For some applications bit-serial architectures may be too slow, and bit-parallel architectures may be faster than necessary and may require too much hardware. The desired sample rate in these applications can be achieved using the digit-serial approach, where multiple bits of a sample are processed in a single clock cycle. The number of bits processed in one clock cycle in the digit-serial systems is referred to as the digit-sire; the digit size can be any arbitrary integer (the digit size was restricted to be a divisor of word-length in the past adhoc designs). We present digit-serial implementation of two's complement adders and multipliers. Unfolding of multiple-rate operations (such as interpolators and decimators) is also presented.

Authors and Affiliations

Ms. P. J. Tayade and Dr. Prof. A. A. Gurjar

Keywords

1] Altera / Xilink 2] Modelsim / Active HDL Tools / software CMOS: - 1] Cad tool 2] tanner tool 3] Cadence tool 4] microwind

slugTOTAL DISSOLVED SOLIDS AND CHEMICAL OXYGEN DEMAND REDUCTION IN TEXTILE DYEING INDUSTRY EFFLUENT BY TREATING WITH DIFFERENT PENICILLIUM SPECIES

Combating environmental pollution is a key challenge in the present scenario. In this context, the dye effluent of the Textile industries has been identified as one of the major pollutant of water ways. In Ethiopia, Ad...

EP ID EP18204
DOI -
Views 325
Downloads 9