slugFPGA Implementation OF Iterative Log Multiplier Using Operand Decomposition For Image Processing Application

Abstract

Faster multiplier is the vital procedure mainly for DSP and image processing application. Log multiplier converts the multiplication into addition, hence speed up the multiplication. Mitchell’s approximation based log multiplier does this but with errors. OD-Mitchell reduces the AEP (Average Error Percent) while the iterative Mitchell reduces the MPE (Maximum Possible Error).This project focuses on combining both the method to improve AEP and MPE. Further this multiplier is used in case of Gaussian filter to improve PSNR (Peak Signal To Noise Ratio).Hence the accuracy is improved here. The hardware implementation is done by using the FPGA board. The simulation is done using XILINX 14.5 and Modelsim.

Authors and Affiliations

Pragyan Paramita Mohanty, Mrs. Annapurna K. Y

Keywords

Related Articles

A Novel Approach for Security Enhancement in IPsec by a New Secured Internet Key Exchange Protocol

IPSec is a network layer security protocol that provides security for internet communications at the IP layer by authenticating and encrypting each IP packet of a communication session. The security properties of IPsec...

Environment Monitoring using Wireless Sensor Network for Agricultural Application

In today’s life environment is crucial problem affecting life of human being and agriculture sector as well. The need for monitoring agricultural field and its environmental parameters to manage proper irrigation and ma...

AAN Based Hybrid Active Power Filter for Power Quality Improvement

The Active filtering of electric power has now turned into a develop innovation for consonant and receptive power pay in two-wire (single stage), three-wire (three stage without nonpartisan), and four-wire (three stage...

Credit Card Fraud Detection and Biometric Securities

Now a day the usage of credit cards has dramatically increased. As credit card becomes the most popular mode of payment for both online as well as regular purchase. This also increases Number of frauds associated with...

Energy Preserving Reliable Trust Management Model for Wireless Sensor Networks

trust models offer defense process for wireless sensor networks. Research is being performed on trust models. Present research is being considered only for communication conduct for calculating belief values and it is n...

Download PDF file
  • EP ID EP18303
  • DOI -
  • Views 301
  • Downloads 11

How To Cite

Pragyan Paramita Mohanty, Mrs. Annapurna K. Y (2014). slugFPGA Implementation OF Iterative Log Multiplier Using Operand Decomposition For Image Processing Application. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 2(6), -. https://europub.co.uk/articles/-A-18303