slugHierarchical Power and Activity Analysis of an Clock Gated ALU

Abstract

System-level or architectural-level power analysis is an important phase of SoC or NoC, to estimate and evaluate power at the early stage of the design phase. Power at the hierarchical level depends on the lower-level design modules, its signal rates, average activity, and also the fanout of the modules. In this paper, the power obtained by the low-level modules inturn reflecting the top-level is analysed for an 16-bit ALU. This paper also makes the analysis of the average fanout and average activity of the blocks of ALU. These parameters reflect the performance of the ALU. The fanout report, activty report is obtained for the devices or cells utilized for the ALU with and without using the clock gating technique . It is observed that activity rate with clock gating for the arithmetic module is higher than without the clock gating, while for the logic module it is less.

Authors and Affiliations

Roopa Kulkarni, Dr. S. Y. Kulkarni

Keywords

Related Articles

Implementation of UPFC for Improvement of Power Stability

The FACTS device which is usually called Unified Power Flow Controller (UPFC) can give synchronous control of basic power system parameters like voltage, flow of active power, flow of the reactive power, the impedance a...

Adaptive Simplified Successive Cancellation for Polar Codes Based on Frozen Bits

Polar codes have been recently proposed as the first low complexity of error correcting codes for wireless channels that can provably achieve the capacity of symmetric binary-input memory less channels. Here, the bit er...

Performance Improvement of Asymmetrical Multilevel Inverter with Different Optimization Algorithms

This paper presents a new asymmetrical multilevel inverter with Improved Performance by using different Optimization Algorithms. Each module produces 13 levels with four unequal DC sources and 10 switches. The proposed m...

Design a Novel Plasma Launcher in Railgun

An Electro Magnetic (EM) launcher can be utilized as an observational tool to accelerate low-mass specimens up to 350 m/s to study impact phenomena. A plasma armature is used to avoid the friction developed by a sliding...

Ultrastructural Studies on Byssus Gland Cells of Mytilus Viridis through Transmission Electron Microscopy

TEM of byssus gland cells reveal unique vesicles at various stages of development and coalescence. The cell shows a distinct nucleus as well as other cell organelles viz. mitochondria and endoplasmic reticulum. Golgi bo...

Download PDF file
  • EP ID EP18163
  • DOI -
  • Views 290
  • Downloads 10

How To Cite

Roopa Kulkarni, Dr. S. Y. Kulkarni (2014). slugHierarchical Power and Activity Analysis of an Clock Gated ALU. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 2(5), -. https://europub.co.uk/articles/-A-18163