slugSystematic Design of High-Speed and LowPower Digit-Serial Multipliers VLSI Based

Journal Title: International Journal of Management, IT and Engineering - Year 2012, Vol 2, Issue 5

Abstract

Terms of both latency and power Digit-serial implementation styles are best suited for implementation of digital signal processing systems which require moderate sampling rates. Digit-serial architectures obtain using traditional unfolding techniques cannot be pipelined beyond a certain level because of the presence of feedback loops. In this paper, an alternative approach for the design of digit-serial architectures is presented based on a novel design methodology. This methodology permits bit-level pipelining of the digit-serial architectures by moving all feedback loops to the last stage of the design. This enables bitlevel pipelining of digit-serial architectures, thereby achieving sample speeds close to corresponding bitparallel multipliers with lower area. This increased sample speed can be traded with reduction in power supply voltage resulting in significant reduction in power consumption. The proposed approach is applied to the design of various multipliers which form the backbone of digital signal processing computations. The results show that for transformed multipliers with smaller digit sizes (_4), the singly-redundant multiplier consumes the least power, and for larger digit sizes, the type-I multiplier consumes the least power. It is also found that the optimum digit size for least power consumption in type-I and type-III multipliers is _p2W, where W represents the word length. Among the bit-level pipelined digit-serial multipliers, it is found that the redundant multiplier offers the best choice in consumption The proposed digit-serial multipliers consume on average 20% lower power than the traditional digit-serial architectures for the non pipelined case and about 5–15 times lower power for the bit-level pipelined case.

Authors and Affiliations

Ms. P. J. Tayade and Dr. Prof. A. A. Gurjar

Keywords

Related Articles

Higher Education in the Society

Education earlier was not considered as the right but now days the scenario has been changed drastically, not only education but higher education has gained tremendous significance. Here we can see the freedom of high...

A STUDY ON THE PRESENT AND EMERGING TRENDS IN E-HRM AND HRIS IN THE HINDU

The project was conducted to evaluate the present and emerging concepts of ELECTRONIC HUMAN RESOURCE MANAGEMENT (E-HRM) AND HUMAN RESOURCE INFORMATION SYSTEM (HRIS) in Mass Media with special reference to The Hindu. It...

A STUDY ON SHORT-TERM INVESTMENT OPTIONS IN INDIA

People throughout the world work hard enough to earn money. They get salary based on their job profile, daily working hours, their position in the organization and nature of the organization itself. People who run or...

THE IMPACT WORK LIFE BALANCE OF WOMEN AND THEIR FAMILY LIFE WORKING IN THE BRICK KILNS

Work life balance is a broad concept including proper prioritizing between “work “ on one hand “life “on the other. Organised sector workers are distinguished by regular salaried jobs with-well defined terms and condit...

CLONING: (Artificial Cloning Of Organism)

Cloning by nuclear transfer using mammalian somatic cells has enormous potential application. However, somatic cloning has been inefficient in all species in which live clones have been produced. High abortion and feta...

Download PDF file
  • EP ID EP18330
  • DOI -
  • Views 295
  • Downloads 10

How To Cite

Ms. P. J. Tayade and Dr. Prof. A. A. Gurjar (2012). slugSystematic Design of High-Speed and LowPower Digit-Serial Multipliers VLSI Based. International Journal of Management, IT and Engineering, 2(5), -. https://europub.co.uk/articles/-A-18330