slugSystematic Design of High-Speed and LowPower Digit-Serial Multipliers VLSI Based
Journal Title: International Journal of Management, IT and Engineering - Year 2012, Vol 2, Issue 5
Abstract
Terms of both latency and power Digit-serial implementation styles are best suited for implementation of digital signal processing systems which require moderate sampling rates. Digit-serial architectures obtain using traditional unfolding techniques cannot be pipelined beyond a certain level because of the presence of feedback loops. In this paper, an alternative approach for the design of digit-serial architectures is presented based on a novel design methodology. This methodology permits bit-level pipelining of the digit-serial architectures by moving all feedback loops to the last stage of the design. This enables bitlevel pipelining of digit-serial architectures, thereby achieving sample speeds close to corresponding bitparallel multipliers with lower area. This increased sample speed can be traded with reduction in power supply voltage resulting in significant reduction in power consumption. The proposed approach is applied to the design of various multipliers which form the backbone of digital signal processing computations. The results show that for transformed multipliers with smaller digit sizes (_4), the singly-redundant multiplier consumes the least power, and for larger digit sizes, the type-I multiplier consumes the least power. It is also found that the optimum digit size for least power consumption in type-I and type-III multipliers is _p2W, where W represents the word length. Among the bit-level pipelined digit-serial multipliers, it is found that the redundant multiplier offers the best choice in consumption The proposed digit-serial multipliers consume on average 20% lower power than the traditional digit-serial architectures for the non pipelined case and about 5–15 times lower power for the bit-level pipelined case.
Authors and Affiliations
Ms. P. J. Tayade and Dr. Prof. A. A. Gurjar
Keywords
Related Articles
- EP ID EP18330
- DOI -
- Views 330
- Downloads 10
slugAN EFFICIENT ROUTING SCHEME FOR ICMN
In this paper, intermittently connected mobile networks are sparse wireless networks where most of the time there does not exist a complete path from the source to the destination. These networks fall into the general...
Patanjali products and Market Efficiency
Indian consumer segment is broadly segregated into urban and rural markets, and is attracting marketers from across the world. Global corporations view India as one of the key markets from where future growth is likel...
An Examination of the Correlation between Socioeconomic Status and Mental Health
Socioeconomic status, mental health both are the most important determinant of an individual’s wellbeing. The relationship between socioeconomic status and mental health has received the most attention in recent years....
Mapping the Agricultural Geography: A District Wise Pattern in the South-Eastern Part of the Punjab Province in Colonial India
The South-Eastern part of the Punjab was somewhat backward during 1858-1947. This subregion was also located away from the perennial rivers Punjab and the river Jamuna‘s course was along the eastern boundary of the stat...
slugInvestigating Flip-Flop Gates Using Interactive Technology
Recent advances in metamorphic theory and low-energy models offer a viable alternative to telephony. After years of key research into the World Wide Web, we verify the emulation of active networks, which embodies the i...