slugSystematic Design of High-Speed and LowPower Digit-Serial Multipliers VLSI Based
Journal Title: International Journal of Management, IT and Engineering - Year 2012, Vol 2, Issue 5
Abstract
Terms of both latency and power Digit-serial implementation styles are best suited for implementation of digital signal processing systems which require moderate sampling rates. Digit-serial architectures obtain using traditional unfolding techniques cannot be pipelined beyond a certain level because of the presence of feedback loops. In this paper, an alternative approach for the design of digit-serial architectures is presented based on a novel design methodology. This methodology permits bit-level pipelining of the digit-serial architectures by moving all feedback loops to the last stage of the design. This enables bitlevel pipelining of digit-serial architectures, thereby achieving sample speeds close to corresponding bitparallel multipliers with lower area. This increased sample speed can be traded with reduction in power supply voltage resulting in significant reduction in power consumption. The proposed approach is applied to the design of various multipliers which form the backbone of digital signal processing computations. The results show that for transformed multipliers with smaller digit sizes (_4), the singly-redundant multiplier consumes the least power, and for larger digit sizes, the type-I multiplier consumes the least power. It is also found that the optimum digit size for least power consumption in type-I and type-III multipliers is _p2W, where W represents the word length. Among the bit-level pipelined digit-serial multipliers, it is found that the redundant multiplier offers the best choice in consumption The proposed digit-serial multipliers consume on average 20% lower power than the traditional digit-serial architectures for the non pipelined case and about 5–15 times lower power for the bit-level pipelined case.
Authors and Affiliations
Ms. P. J. Tayade and Dr. Prof. A. A. Gurjar
Keywords
Related Articles
- EP ID EP18330
- DOI -
- Views 302
- Downloads 10
SECURITY OPTIMIZATION of E-GOVERNANCE WEBPAGES
ICT is being applied in various fields nowadays. Affected fields in this category include education, commerce, health and governance. Due to this effect day by day a number of websites and portals are taking birth. No...
slugRole of Online Education in Indian Rural Area
Online education courses follow the same principles of teaching and testing as classes and books, they offer more features to enhance the retention of the material, often at a less expensive cost. Online education is a...
Employee Productivity Versus Actual Hours Spent at Work Place - An HR Issue
Advanced developments in technology have enhanced employees‘ abilities to multitask at work. Yet it has also become a major cause of concern due to the fact that employee productivity has become questionable as a resu...
Impact of Technological Inputs on Quality of E-learning products: A Review
As the world shifts from the industrial era to the knowledge era, elearning is gaining prominence as the preferred method for use in pedagogical education and informal training. Embracing this advance boasts numerous a...
The Economic Wide Impacts of Land Use Change for Sugarcane Plantation in Ethiopia: A Recursive Dynamic CGE Approach
In recent years Ethiopia has been implementing multifaceted investment on sugarcane. This massive investment with the aims of producing sugar, ethanol and cogeneration has been undertaking in different regions of the c...