SPAA AWARE ERROR TOLERANT 32 BIT ARITHMETIC AND LOGICAL UNIT FOR GRAPHICS PROCESSOR UNIT

Abstract

Arithmetic and logical unit are responsible for all computationally intensive task which determines the speed and reliability of a processor. In other word we can say ALU is the brain of a processor. Nowadays every portable devices are battery operated so primary concern of those devices are low power consumption. But at the same time we want higher performance also so that there should not be any lag while using those devices. Graphically intensive application demands more resources and at the same time demand more power. Optimization between speed of operation and power consumption is the key challenge in design paradigm. The performance increase can be achieved by increasing clock frequency, but it leads to some other issues such as overheating, leakage etc. Instead, We approach to exploiting parallelism at the architecture level, which significantly increase throughput without compromising on power. Instead, using single, powerful CPU, we can add a cluster of less powerful CPU on a single chip, which combinatorically gives better performance. In proposing work we present architecture of 32 bit ALU for graphics processors. We have designed and implemented multicore processor based on 8bit ALU unit, which is specifically designed for low power consumption. The synthesized architecture is implemented in Verilog HDL. Analysis is performing on FPGA Artix-7 (Field Programmable Gate Array) level.

Authors and Affiliations

Kaushal Kumar Sahu*,

Keywords

Related Articles

Anti Corrosive Rubber Coating

The main objective of this review is to describe some of the important topics related to the use of marine and protective coatings for anti-corrosive purposes. In this context,” protective” refers to coatings for contai...

FINDING OF REPEATED ITEMSETS USING GENETIC ALGORITHM

Extracting high profit itemsets from a deed database allude to the finding of itemsets with high profits. In existing algorithms they acquire the difficulty of producing huge numbers of candidate itemsets reduces the...

 Comparative Studies on Performance Parameters and Exhaust Emissions from Two Stroke Copper Coated Spark Ignition Engine with Alcohol Blended Gasoline with Catalytic Converter

Experiments were conducted to evaluate the performance and control the exhaust emissions from two-stroke, single cylinder, spark ignition (SI) engine, with alcohol blended gasoline (80% gasoline, 10% methanol, 10% ethan...

CURRENT HARMONICS REDUCTION IN DISTRIBUTED GENERATION SYSTEM BY USING SHUNT HYBRID ACTIVE POWER FILTER STRATEGY

The enormous growth of non - linear load is connected to the power system will create unbalancing and inject harmonics current to the source.This unbalancing load and harmonic injection has produce mismatching of p...

 Study on Wax Deposition of Heavy Crude Oil in Pipelines

This paper presents wax deposition of heavy crude oil in pipelines study. Pipelines are widely used to transport crude oil.Wax deposition in a pipeline was caused by the high viscosity of the heavy crude oil, particular...

Download PDF file
  • EP ID EP154263
  • DOI 10.5281/zenodo.56917
  • Views 66
  • Downloads 0

How To Cite

Kaushal Kumar Sahu*, (30). SPAA AWARE ERROR TOLERANT 32 BIT ARITHMETIC AND LOGICAL UNIT FOR GRAPHICS PROCESSOR UNIT. International Journal of Engineering Sciences & Research Technology, 5(7), 134-141. https://europub.co.uk/articles/-A-154263