SPAA AWARE ERROR TOLERANT 32 BIT ARITHMETIC AND LOGICAL UNIT FOR GRAPHICS PROCESSOR UNIT

Abstract

Arithmetic and logical unit are responsible for all computationally intensive task which determines the speed and reliability of a processor. In other word we can say ALU is the brain of a processor. Nowadays every portable devices are battery operated so primary concern of those devices are low power consumption. But at the same time we want higher performance also so that there should not be any lag while using those devices. Graphically intensive application demands more resources and at the same time demand more power. Optimization between speed of operation and power consumption is the key challenge in design paradigm. The performance increase can be achieved by increasing clock frequency, but it leads to some other issues such as overheating, leakage etc. Instead, We approach to exploiting parallelism at the architecture level, which significantly increase throughput without compromising on power. Instead, using single, powerful CPU, we can add a cluster of less powerful CPU on a single chip, which combinatorically gives better performance. In proposing work we present architecture of 32 bit ALU for graphics processors. We have designed and implemented multicore processor based on 8bit ALU unit, which is specifically designed for low power consumption. The synthesized architecture is implemented in Verilog HDL. Analysis is performing on FPGA Artix-7 (Field Programmable Gate Array) level.

Authors and Affiliations

Kaushal Kumar Sahu*,

Keywords

Related Articles

 An Empirical Study of Helical Coil Heat Exchanger Used in Liquid Evaporization and Droplet Disengagement for a Laminar Fluid Flow

 Heat exchanger is an important component in industrial systems especially in process industries. Many commercial designs and types of heat exchangers are available in market for transfer of heat as well as for rec...

 BEHAVIOR OF CATHODIC DIP PAINT COATED FIBER REINFORCED POLYMER/METAL HYBRIDS

 Increasing mechanical, economic and environmental requirements lead to multi material designs, wherein different classes of materials and manufacturing processes are merged to realize lightweight components with a...

Kolmogorov Complexity.

This paper describes various application issues of kolmogorov complexity . Information assurance , network management , active network are those areas where kolmogorov complexity is applied . Our main focus is to show...

 DATA HIDING SECURITY APPROACHED WITH POSITION BASED PIXEL SWAPPING STANDARD METHOD: A REVIEW

 In this paper, Position Based Pixel Swapping Standard Method has been proposed, which includes the secret data must be encrypted using key and hiding secret data in image using Data Hiding Algorithm. Applied highe...

Study of Mechanical and Chemical Properties of Biodegradable Fibers before and After Alkali Treatment

Fiber reinforced composites offer varied advantages in various applications. Today fiber composites aeronautically used in such diverse applications as automobiles, aircraft, space vehicles, offshore structures, contain...

Download PDF file
  • EP ID EP154263
  • DOI 10.5281/zenodo.56917
  • Views 85
  • Downloads 0

How To Cite

Kaushal Kumar Sahu*, (30). SPAA AWARE ERROR TOLERANT 32 BIT ARITHMETIC AND LOGICAL UNIT FOR GRAPHICS PROCESSOR UNIT. International Journal of Engineering Sciences & Research Technology, 5(7), 134-141. https://europub.co.uk/articles/-A-154263