SPAA AWARE ERROR TOLERANT 32 BIT ARITHMETIC AND LOGICAL UNIT FOR GRAPHICS PROCESSOR UNIT

Abstract

Arithmetic and logical unit are responsible for all computationally intensive task which determines the speed and reliability of a processor. In other word we can say ALU is the brain of a processor. Nowadays every portable devices are battery operated so primary concern of those devices are low power consumption. But at the same time we want higher performance also so that there should not be any lag while using those devices. Graphically intensive application demands more resources and at the same time demand more power. Optimization between speed of operation and power consumption is the key challenge in design paradigm. The performance increase can be achieved by increasing clock frequency, but it leads to some other issues such as overheating, leakage etc. Instead, We approach to exploiting parallelism at the architecture level, which significantly increase throughput without compromising on power. Instead, using single, powerful CPU, we can add a cluster of less powerful CPU on a single chip, which combinatorically gives better performance. In proposing work we present architecture of 32 bit ALU for graphics processors. We have designed and implemented multicore processor based on 8bit ALU unit, which is specifically designed for low power consumption. The synthesized architecture is implemented in Verilog HDL. Analysis is performing on FPGA Artix-7 (Field Programmable Gate Array) level.

Authors and Affiliations

Kaushal Kumar Sahu*,

Keywords

Related Articles

 LOW POWER DESIGN METHODOLOGY FOR ARITHMETIC CIRCUITS

 In this paper a modified Constant Delay Logic is been proposed to provide improved performance. Continues scaling in technology of VLSI circuits leads to increase in power consumption. Therefore designing a VLSI c...

Comparative Analysis of Clustering Algorithms for Outlier Detection in Data Streams

Nowadays, data mining has become one of the most popular research areas in the field of computer science, because data mining techniques are used for extracting the hidden knowledge from the large databases. In data mi...

 [b]GENDER AND AGE AS CORRELATES OF COMPUTER SELF –EFFICACY: A STUDY WITH SPECIAL REFERENCE TO INDORE REGION[/b]

 This study is aimed to investigate gender differences regarding computer attributes and perceived self-efficacy in the usage of computer. Nowadays, both male and female have equal opportunity to acquire Computer k...

 Optimization and Cost Reduction by Finite Element Analysis of Connecting Rod Using Aluminum Composite

 In an engine the connecting rod connects the piston to the crankshaft. Connecting rods may also convert rotating motion into reciprocating motion. Generally connecting rod are manufactured using C70 steel. This Pa...

 THE COMPREHENSIVE EVALUATION OF ENERGY SAVING AND EMISSION REDUCTION PERFORMANCE OF THERMAL POWER ENTERPRISES BASED ON THE ENTIRE-ARRAY-POLYGON INDICTOR MODEL

 The effectiveness of Thermal energy saving and pollutants reduction as an important area of energy affects overall goals of our country. Based on the requirements of relevant national policies, a comprehensive...

Download PDF file
  • EP ID EP154263
  • DOI 10.5281/zenodo.56917
  • Views 92
  • Downloads 0

How To Cite

Kaushal Kumar Sahu*, (30). SPAA AWARE ERROR TOLERANT 32 BIT ARITHMETIC AND LOGICAL UNIT FOR GRAPHICS PROCESSOR UNIT. International Journal of Engineering Sciences & Research Technology, 5(7), 134-141. https://europub.co.uk/articles/-A-154263