SPURIOUS POWER SUPPRESSION TECHNIQUE FOR VLSI ARCHITECTURE

Journal Title: Indian Journal of Computer Science and Engineering - Year 2012, Vol 3, Issue 6

Abstract

Using spurious power suppression technique (SPST) in VLSI will reduce the power consumption of the system significantly. Here we are going to implement this design in Infinite Impulse Response (IIR) and Finite Impulse Response (FIR) filter architecture. When we are using this technique in this multipliers the no of partial products generated will be reduced to half which reduces the computation .Then obviously the power consumption is also reduced by this method using the Spartan 2 hardware device.

Authors and Affiliations

R. SESHADRI , Dr. S. RAMAKRISHNAN , G. HEMALATHA , V. VIJAYALAKSHMI

Keywords

Related Articles

SPEECH RECOGNITION USING GENERIC SHORTEST DISTANCE ALGORITHM

The first major contribution of this paper may well be a dialog model support propositional content and intentions. Two distinct components of the model square measure mentioned in depth: (a) associate approach to the mo...

A Review of Malicious Attack in Mobile Ad-Hoc Network Based On Power Constraints

The minimization of power in wireless sensor network is big issue. If the process of energy constraints is optimized increase the reliability and security of mobile ADHOC network. The management of ADHOC network is great...

AN ENHANCEMENT OF ASSOCIATION CLASSIFICATION ALGORITHM FOR IDENTIFYING PHISHING WEBSITES

Phishing is a fraudulent activity that involves attacker creating a model of an existing web page in order to get more important information similar to credit card details, passwords etc., of the users. This paper is an...

Impact of Aspect Orientation on Object Oriented Software Metrics

Object Oriented Paradigm has become quite popular over recent years and has completely replaced the Procedural Oriented Paradigm. Object-Oriented Programming (OOP) encourages software reuse by providing design and langua...

Efficient Resource Scheduling in Data Centers using MRIS

Scheduling the resources is decisive in shared data centers. Today scheduling algorithms focus only on onedimensional resource models, infact the multiple resources (e.g. Memory, Storage, CPU and Network bandwidth) can b...

Download PDF file
  • EP ID EP103728
  • DOI -
  • Views 199
  • Downloads 0

How To Cite

R. SESHADRI, Dr. S. RAMAKRISHNAN, G. HEMALATHA, V. VIJAYALAKSHMI (2012). SPURIOUS POWER SUPPRESSION TECHNIQUE FOR VLSI ARCHITECTURE. Indian Journal of Computer Science and Engineering, 3(6), 746-750. https://europub.co.uk/articles/-A-103728