Study and application on multi-level process monitoring and predictive fault diagnosis software system framework
Journal Title: Science Paper Online - Year 2007, Vol 2, Issue 12
Abstract
The rapid development of automation and computer technologies makes it possible for process industry to retrieve a huge amount of process data, from which complete information on process operation can be obtained, but its fast increasing amount makes process operators difficult to handle in real-time, especially when more than one alarm are triggered in the operation. The software system framework proposed in this paper realize sensor validation, fault diagnosis and predication in real-time by incorporating the operator’s experience, basic engineering model, and statistical analysis. The case study on active oxidation process of Tonawanda, New York, USA, shows this software can effectively capture sensor failures, and operation faults, therefore, reduce unscheduled downtime more than 50%, save operation cost 2%~3%, and insure the operation safety.
Authors and Affiliations
Wei SUN , Zhongqi REN, Douglas H. Lenz
无线通信网络中的跨层设计
提出了一种基于物理层的自适应编码调制(AMC)技术和数据链路层的混合自动请求重传(HARQ)技术的点到点跨层设计。在此基础上,联合考虑传输层的传输控制协议(TCP),提出一种端到端的跨层设计方案。通过理论分析及仿真比较可以看出,端到端的...
浮选柱多输入/多输出控制系统设计及应用
分析和阐述了浮选柱监控系统的控制要求和原理,采用多变量输入/多变量输出的设计思路,选用开物2000工业组态软件和PLC作为开发工具。通过球形浮子-超声波探测器测定浮选柱液位的高度,采用在线自调整参数的模糊控制、PID控制和充气量控制...
Study and application on multi-level process monitoring and predictive fault diagnosis software system framework
The rapid development of automation and computer technologies makes it possible for process industry to retrieve a huge amount of process data, from which complete information on process operation can be obtained, but it...
回波平面成像中ghost伪影的校正
EPI技术基于方向相反的频率读出梯度交替采集MR信号的奇、偶回波。但是,由于成像物体的磁敏感性、化学位移及磁场B0不均匀性等因素的影响会导致奇、偶回波之间产生相位移动,因而会产生ghost伪影。本文首先用混合空间投影的方法消除部分伪...
Design and realization of DPLL based on VHDL
The principle of the Digital Phase Locked Loop has been discussed in order to improve the synchronization of the digital communication system and to make the system stable and reliable. A kind of DPLL bit synchronization...