Synthesis of 64-Bit Triple Data Encryption Standard Algorithm using VHDL

Abstract

Data security is the most important requirement of todays world, to transmit digital data from one place to another. We need to secure the transmitted data at the transmitting end so that no unauthorized user can access it. To encrypt the data at the transmitting point and decrypt the data at the receiving point we need the communication security[8] . Only the authorized user can get back the original text, provided they have the secret key. Cryptography is a technique to transmit protected data between two points. The word ˜Cryptography was invented by combining two Greek words, ˜Krypto meaning hidden and ˜graphene meaning writing. Cryptography is the study of mathematical techniques related to aspects of various information data security. It deals with protection of data on unsecured channel by altering the data in encrypt (coded)form. Basically, we have two cryptography techniques for digital data transfer, depending on how the encryption-decryption is carried out in the system, Symmetric Cryptography and Asymmetric Cryptography. DES, TRIPLE-DES, IDEA, AND BLOWFISH algorithms use symmetric cryptography technique. Due to the importance of the DES/TDES algorithm and the numerous applications that it has, our main concern DES/TDES Encryption/ Decryption using three keys and synthesize TDES, which give higher operating frequency. In this paper we present, TDES synthesis in VHDL, in Electronic Code Block(ECB) mode, of this commonly used cryptography scheme with aim to improve performance. The design is simulated and synthesized in Xilinx ISE 14.7 with family Virtex-7 (XC7VX330t“ 3ffg1157). Our design achieves a operating frequency of 114.33 MHZ. Simran | Parminder Singh Jassal"Synthesis of 64-Bit Triple Data Encryption Standard Algorithm using VHDL" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-4 , June 2018, URL: http://www.ijtsrd.com/papers/ijtsrd14159.pdf http://www.ijtsrd.com/engineering/electronics-and-communication-engineering/14159/synthesis-of-64-bit-triple-data-encryption-standard-algorithm-using-vhdl/simran

Authors and Affiliations

Keywords

Related Articles

Analytical Study between Construction Material Wastage and Time Overrun

It is well known that most construction projects in Pune Strip exposed to time overruns and material wastage or both. This phenomenon may affect the progress of construction industry in Pune Strip as well as may expose m...

Knowledge, Attitude and Practices of Expectant Mothers on Physical Activity A Comparative Study

Pregnancy is often considered a crucial and complete metamorphic stage in a woman life. Undoubtedly as you continue your pregnancy, you will have numerous questions about various aspects of having a healthy and safe preg...

Challenges Faced by Teachers in the Implementation of Competency Based Approach in Secondary Schools in the Southwest Region of Cameroon

The purpose of this study is to find out the challenges faced by teachers in the process of implementing the Competency based approach in secondary schools in the Southwest region of Cameroon. The sequential exploratory...

Managing Underprivileged People – Wings to Fly

The people in India who are involved in illegal activities such as bootlegging, pick pocketing and brewing illicit liquor are often stereotyped to be so. These are the people who everyday fight with the challenges like l...

A Brief Study on Śvetāśvataropaniṣad

Upani ads are the highest portion of Veda and upani ads are called as vedanta. It is the compound word of Sanskrit like upa ni sad, which denotes sitting at the feet or presence of a guru. The upani ads are called disclo...

Download PDF file
  • EP ID EP361508
  • DOI -
  • Views 68
  • Downloads 0

How To Cite

(2018). Synthesis of 64-Bit Triple Data Encryption Standard Algorithm using VHDL. International Journal of Trend in Scientific Research and Development, 2(4), -. https://europub.co.uk/articles/-A-361508