Systematic Design of High-Speed and LowPower Digit-Serial Multipliers VLSI Based
Journal Title: International Journal of Engineering, Science and Mathematics - Year 2012, Vol 2, Issue 5
Abstract
Terms of both latency and power Digit-serial implementation styles are best suited for implementation of digital signal processing systems which require moderate sampling rates. Digit-serial architectures obtain using traditional unfolding techniques cannot be pipelined beyond a certain level because of the presence of feedback loops. In this paper, an alternative approach for the design of digit-serial architectures is presented based on a novel design methodology. This methodology permits bit-level pipelining of the digit-serial architectures by moving all feedback loops to the last stage of the design. This enables bitlevel pipelining of digit-serial architectures, thereby achieving sample speeds close to corresponding bitparallel multipliers with lower area. This increased sample speed can be traded with reduction in power supply voltage resulting in significant reduction in power consumption. The proposed approach is applied to the design of various multipliers which form the backbone of digital signal processing computations. The results show that for transformed multipliers with smaller digit sizes (_4), the singly-redundant multiplier consumes the least power, and for larger digit sizes, the type-I multiplier consumes the least power. It is also found that the optimum digit size for least power consumption in type-I and type-III multipliers is _p2W, where W represents the word length. Among the bit-level pipelined digit-serial multipliers, it is found that the redundant multiplier offers the best choice in consumption The proposed digit-serial multipliers consume on average 20% lower power than the traditional digit-serial architectures for the non pipelined case and about 5–15 times lower power for the bit-level pipelined case.
Authors and Affiliations
Ms. P. J. Tayade and Dr. Prof. A. A. Gurjar
Keywords
Related Articles
- EP ID EP26662
- DOI -
- Views 312
- Downloads 6
VIDEO SHOT BOUNDARY DETECTION
Many algorithms have been proposed for detecting video shot boundaries and classifying shot and shot transition types. Here we are using two different methods for comparison, using GIST1, Color Histogram. Color histogr...
STRATEGIC GREEN MARKETING NEED OF THE HOUR
Now-a-days Corporate Houses are becoming more concern about their social responsibilities. They have taken social responsibilities as a good strategic move to build up an image in the heart of consumers. Now marketers...
VLSI DESIGN OF LOW POWER HIGH SPEED DOMINO LOGIC
Simple to implement, low cost designs in CMOS Domino logic are presented. These designs require less transistors and are full Domino logic compatible while they attain better performance compared to the standard Domino...
HIGHLY QUANTITATIVE MINING ASSOCIATION RULES WITH CLUSTERING
Data mining is a step in the knowledge discovery process consisting of certain data mining algorithms that, under some acceptable computational efficiency limitations, finds patterns or models in data. Association rule...
Systematic Design of High-Speed and LowPower Digit-Serial Multipliers VLSI Based
Terms of both latency and power Digit-serial implementation styles are best suited for implementation of digital signal processing systems which require moderate sampling rates. Digit-serial architectures obtain using...