Systematic Design of High-Speed and LowPower Digit-Serial Multipliers VLSI Based
Journal Title: International Journal of Engineering, Science and Mathematics - Year 2012, Vol 2, Issue 5
Abstract
Terms of both latency and power Digit-serial implementation styles are best suited for implementation of digital signal processing systems which require moderate sampling rates. Digit-serial architectures obtain using traditional unfolding techniques cannot be pipelined beyond a certain level because of the presence of feedback loops. In this paper, an alternative approach for the design of digit-serial architectures is presented based on a novel design methodology. This methodology permits bit-level pipelining of the digit-serial architectures by moving all feedback loops to the last stage of the design. This enables bitlevel pipelining of digit-serial architectures, thereby achieving sample speeds close to corresponding bitparallel multipliers with lower area. This increased sample speed can be traded with reduction in power supply voltage resulting in significant reduction in power consumption. The proposed approach is applied to the design of various multipliers which form the backbone of digital signal processing computations. The results show that for transformed multipliers with smaller digit sizes (_4), the singly-redundant multiplier consumes the least power, and for larger digit sizes, the type-I multiplier consumes the least power. It is also found that the optimum digit size for least power consumption in type-I and type-III multipliers is _p2W, where W represents the word length. Among the bit-level pipelined digit-serial multipliers, it is found that the redundant multiplier offers the best choice in consumption The proposed digit-serial multipliers consume on average 20% lower power than the traditional digit-serial architectures for the non pipelined case and about 5–15 times lower power for the bit-level pipelined case.
Authors and Affiliations
Ms. P. J. Tayade and Dr. Prof. A. A. Gurjar
Keywords
Related Articles
- EP ID EP26662
- DOI -
- Views 332
- Downloads 6
An Efficient Model to Improve Software Development Process and Quality Assurance
Software Process Improvement is a systematic approach and continuous improvement of software development organization’s ability to produce and deliver quality software within time and budget constraints. This paper wor...
CONTROLLING THE MENACE OF UNSOLICITED ELECTRONIC MAILS – CONTEMPORARY DEVELOPMENTS AND INDIAN PERSPECTIVES
The tremendous growth of the Internet as a vehicle of communication in the 1990s to its transformation to a tool with incredible potential has meant that the marketing nuisances of the physical world have also transfer...
Human Psychology and Behaviour at different levels: child, adolescent, adult and elderly
The present paper explores the role of the study of Human Psychology and Behaviour in almost all the walks and spheres of human life. One can use the knowledge of different levels of human psychology and behaviour like...
The Role Social Capital Components on Entrepreneurship of Parsabad SMEs
Social capital is about the value of social networks, bonding similar people and bridging between diverse people, with norms of reciprocity. It is the aggregate of the actual or potential resources which are linked to...
Identification of Paraphrasing in the context of Plagiarism
Paraphrasing is a very important form of processing for natural language processing (NLP). A characteristic property of natural language is that various expressions can exist to express a single concept. The aim of thi...