Systematic Design of High-Speed and LowPower Digit-Serial Multipliers VLSI Based
Journal Title: International Journal of Engineering, Science and Mathematics - Year 2012, Vol 2, Issue 5
Abstract
Terms of both latency and power Digit-serial implementation styles are best suited for implementation of digital signal processing systems which require moderate sampling rates. Digit-serial architectures obtain using traditional unfolding techniques cannot be pipelined beyond a certain level because of the presence of feedback loops. In this paper, an alternative approach for the design of digit-serial architectures is presented based on a novel design methodology. This methodology permits bit-level pipelining of the digit-serial architectures by moving all feedback loops to the last stage of the design. This enables bitlevel pipelining of digit-serial architectures, thereby achieving sample speeds close to corresponding bitparallel multipliers with lower area. This increased sample speed can be traded with reduction in power supply voltage resulting in significant reduction in power consumption. The proposed approach is applied to the design of various multipliers which form the backbone of digital signal processing computations. The results show that for transformed multipliers with smaller digit sizes (_4), the singly-redundant multiplier consumes the least power, and for larger digit sizes, the type-I multiplier consumes the least power. It is also found that the optimum digit size for least power consumption in type-I and type-III multipliers is _p2W, where W represents the word length. Among the bit-level pipelined digit-serial multipliers, it is found that the redundant multiplier offers the best choice in consumption The proposed digit-serial multipliers consume on average 20% lower power than the traditional digit-serial architectures for the non pipelined case and about 5–15 times lower power for the bit-level pipelined case.
Authors and Affiliations
Ms. P. J. Tayade and Dr. Prof. A. A. Gurjar
Keywords
Related Articles
- EP ID EP26662
- DOI -
- Views 327
- Downloads 6
Executive Development in Bangladesh: A Conceptual Framework
In view of the importance of developing executives’ skills for organizations in both developed and developing nations, this study addresses how organizations help develop and effectively utilize their members, especial...
Fingerprint Matching Incorporating Ridge Features Using Wavelet Transform.
Next to DNA, fingerprint is the unique feature which identifies the individual. Due to distortions such as skin elasticity, non uniform pressure applied by the subject, different finger placement with the sensor and de...
Application of Analytical Tools in Student Retention System
Higher education is learning that is provided by universities, vocational universities, degree colleges, arts colleges, technical and medical colleges, and other institutions that award academic degrees. Higher educati...
Artificial Intelligence Applied to digital Email for forensic Application
The number of computer security incidents is growing exponentially and society’s collective ability to respond to this crisis is constrained by the lack of trained professionals. The increased use of the Internet and c...
Software Metrics- Usability and evaluation of software Quality
This research explains the results of a conducted study at consultancy of “usability”. This research about usability provides that the performance of the usability activities is very much profitable within a software d...