Systolic Architecture for High Speed FIR Filter Using VLSI Technology

Journal Title: INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY - Year 2015, Vol 14, Issue 11

Abstract

The tremendous growth of computer and Internet technology wants the data to be processed athigh speed. Low power consumption, high throughput and optimized hardware are the most important design criteria’s for VLSI implementation. This project gives an efficient design of high speed FIR filters using systolic architecture. In this paper we have implemented 7th,8th,11th order FIR filter with 8 bit normalized input. To obtain efficient results we have selected B1 design from all the designs of systolic arrays.GF (28) multiplier and XOR adder are used for multiplication and addition in filter. Hamming window technique is used to derive the filter coefficients. The coefficients of filter are found out using Matlab. The FIR filter architecture is effectively synthesized and simulated using Xilinx ISE 8.1i in VHDL and Modelsim simulator. Maximum frequency, timing simulation delay and number of slices were used as performance metrics. The results obtained are compared with the existing results achieved for FIR filter, thus our work proves that the objective of high speed has been achieved successfully with the use of minimum number of slices.

Authors and Affiliations

Monika Dattatraya Wavhal

Keywords

Related Articles

Monitoring Pareto Type IV SRGM using SPC

The Reliability of the Software Process can be monitored efficiently using Statistical Process Control (SPC). SPC is the application of statistical techniques to control a process. SPC is a study of the best ways of des...

An Empirical Study on Software Reuse in Small IT Companies in the Balkan Region

Software reuse as a distinct field of study in software engineering has been practiced since programming began. From different surveys it is seen that software reuse is an inevitable solution that has potential to improv...

Calcination and alkali metal modification of alumina as solid stationary phase in GC

Alumina has unique textural properties and functionalized surface. The single or multi-treatments of alumina with calcination and alkali metal treatment (NaCl) are of prime one importance not only for determining the str...

Shape Matching and Recognition using Hybrid Features from Skeleton and Boundary

This paper presents a novel approach for effective matching of similar shapes from skeleton and boundary features. The features identified from the shape are the junction points, end points, and maximum length from singl...

Integration of IR-UWB Services into Single- and Multi-Channel Optical Coherent OFDM Network

Distribution of wireless communication signals over implemented optical networks is a challenged task since the presence of wireless services may affect the performance of the existing wired ones. This paper addresses th...

Download PDF file
  • EP ID EP650734
  • DOI 10.24297/ijct.v14i11.1805
  • Views 55
  • Downloads 0

How To Cite

Monika Dattatraya Wavhal (2015). Systolic Architecture for High Speed FIR Filter Using VLSI Technology. INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY, 14(11), 6211-6218. https://europub.co.uk/articles/-A-650734