Techniques for Reducing Power in Multipliers
Journal Title: International Journal of Advanced Research in Computer Engineering & Technology(IJARCET) - Year 2012, Vol 1, Issue 4
Abstract
In this work, a new topology was proposed to optimize the power dissipation of Multipliers. Low power digital Multiplier Design based on bypassing technique mainly used to reduce the switching power dissipation. While this technique offers great dynamic power savings mainly in array multipliers, due to their regular interconnection scheme, it misses the reduced area and high speed advantages of tree multipliers. Therefore, mixed style architecture, using a traditional tree based part, combined with a bypass, array based part, is proposed. Prototyping of all these multiplier Architectures has been carried out on Spartan3E FPGA. By Evaluating the performance of these Multiplier architectures using Xilinx ISE tool suite , it has been found that while the bypass technique offers the minimum dynamic power consumption, the mixed architecture offers a delay*power product improvement , compared to all other architectures.
Authors and Affiliations
V. Alekhya , B. Srinivas
Keywords
Related Articles
- EP ID EP98947
- DOI -
- Views 88
- Downloads 0
Scaling of Dimensions & Gate Capacitances of MOSFET
The scaling of complementary metal oxide semiconductor (CMOS) transistors has led to the silicon dioxide layer used as a gate dielectric becoming so thin (1.4 nm) that its leakage current is too large. It is necess...
Segmentation of the White Matter from the Brain fMRI Images
Segmentation of the white matter from the brain fMRI images for the study of brain activities and for the diagnosis for various brain related diseases caused by the changes and damages to regions of the brain conti...
TOSCA ENABLING CLOUD PORTABILITY
The cloud is a computing architecture characterized by a large number of interconnected identical computing devices that can scale on demand and that communicate via an IP network. Many technologies commonly associated w...
A Comparative Study of Conditional Privacy Preservation Approaches in VANET’S
Conditional Privacy preservation in VANETs (Vehicular Ad-hoc Networks) must be achieved in the sense that the user related privacy information, including the driver's name, the license plate, speed, position, and t...
A Modified Stochastic Location Update Scheme In Mobile Ad-hoc Networks
One of the major issues in MANETs is to track the location of the users. Since mobile users are free to move within the coverage area, the network can only maintain the approximate location of each user. When a con...