Test power optimization with redundant transition test patterns in Digital Circuit

Abstract

In the design modelling of a DFT interface, the controlling and access operation defines the performance of BIST interfacing. In a DFT application, data stored in the BIST units are mapped to given query input and an output is developed as a match signal to which as decision is made. in the process of DFT operation, to obtain a faster matching and low power consumption, a new search approach and pattern alignment logic is defined. To improve the storage capacity of a DFT unit, a multi page interface is proposed. To the defined unit a new fault tolerance approach is integrated for a reliable, low power and fast processing DFTapplication.

Authors and Affiliations

Y. Sreenivasula Goud, Dr. B. K. Madhavi

Keywords

Related Articles

The Influence of Bit Error Rate on DWDM System with Different Pumping Powers in EDFA

This article focuses on the simulation of four-channel DWDM (Dense Wavelength Division Multiplexing) system with the spacing of 4 nm and the speed of 10 Gbps. It underlines the error rate BER (Bit Error Rate) which chang...

Design of Substrate IntegratedWaveguide Power Divider and Parameter optimization using Neural Network

Motivated by the key technology Substrate Integrated Waveguide (SIW) and an effective approach of Artificial Intelligence (AI), this paper aims at the design of an SIW based power divider for low return loss using Artifi...

Robot Path Planning Performance Evaluation of a Dynamic Environment

In the recent times, there are tremendous demands for application of robots in in military, industrial and academic communities. The aim of this research work is to bridge the gap to plan a trajectory and minimizing the...

Reflexive Spotting of the Deep Vein Thrombosis in the Femoral Nerve Using RF Classifier Model

A nerve that arises from the second, third and fourth lumbar nerves and supplies the muscles and skin of the anterior region of the thigh is known as femoral nerve. It is the main nerve that extends to the knee muscles....

Timing Analysis of Generic Multipliers

Multiplications are very expensive process and slow the overall operation. The performance of many computational problems is often dominated by the speed at which a multiplication operation can be executed. A multiplier...

Download PDF file
  • EP ID EP439094
  • DOI 10.9790/2834-1303010108.
  • Views 119
  • Downloads 0

How To Cite

Y. Sreenivasula Goud, Dr. B. K. Madhavi (2018). Test power optimization with redundant transition test patterns in Digital Circuit. IOSR Journal of Electronics and Communication Engineering(IOSR-JECE), 13(3), 1-8. https://europub.co.uk/articles/-A-439094