The Efficient Design for Error Correction in Fault Tolerant Adder Using Fpga

Abstract

Fault tolerant systems play a significant role in many digital systems, especially those implemented utilizing Nano scale technologies, because of their vulnerability to electromagnetic interference and transient errors brought on by cosmic rays. All digital signal processing systems and microprocessors must contain arithmetic logic circuits. The goal of the project is to construct alternative adder designs using Field Programmable Gate Arrays (FPGAs) with fault tolerance. The proposed approach consists of constructing error detection and repair schemes for the sparse Kogge-Stone adder and evaluating them against Triple Modular Redundancy methods. By utilizing the carry tree's built-in redundancy, a Kogge-Stone adder can achieve fault tolerance. By adding extra ripple carry adders into the architecture, fault tolerance is offered on a sparse Kogge-Stone adder. By inflicting faults on the ripple carry adder or in the carry tree, this fault tolerance strategy is successfully finished and confirmed on the sparse Kogge-Stone adder. The Speed "Very High Integrated Hardware Circuit Description Language" (VHDL) is used to specify the adder designs, and an FPGA is used to implement them.

Authors and Affiliations

N. Vaishnavi, SD. Afreen, M. Anjan, N. Amitha, N. Santhi Raju

Keywords

Related Articles

Approach of Image Processing in Diagnosis and Medication of Fungal Infections in Pet Animals

The focus of this paper is to design and develop the Artificial Intelligence and Machine Learning based system which detects the fungal infection on a pet animal (especially Dog and Cat), and provide the treatment for it...

IOT-Based Indoor Sensing for Occupancy Detection

In the current generation, Internet of Things (IOT) has an important role to play in each and every area. There are many applications of IOT. One of the most important and efficient applications is in Home Automation. Co...

Cyber Attack Detection Using Machine Learning Techniques in IoT Networks

The Internet of Things is a rapidly emerging technology (IoT). Thanks to numerous sensors, billions of smart objects (referred to as "Things") may acquire data about themselves and their environment. So they may regulate...

Transforming Computer Practice Teaching through Virtual Reality: Trends and Future Directions

The integration of Virtual Reality (VR) in computer education has acquired significant momentum due to its ability to provide immersive and interactive learning experiences. This paper analyzes current trends, challenges...

Seismic Analysis of RCC Building (G+2) Using Staad Pro

Earthquakes signal a change in the earth's internal structure. Seismic activity is frequent in most places of the world, albeit the frequency with which it occurs is dependent on the tectonic configuration of the area. P...

Download PDF file
  • EP ID EP746226
  • DOI 10.55524/ijircst.2022.10.4.30
  • Views 43
  • Downloads 0

How To Cite

N. Vaishnavi, SD. Afreen, M. Anjan, N. Amitha, N. Santhi Raju (2022). The Efficient Design for Error Correction in Fault Tolerant Adder Using Fpga. International Journal of Innovative Research in Computer Science and Technology, 10(4), -. https://europub.co.uk/articles/-A-746226