The Efficient Design for Error Correction in Fault Tolerant Adder Using Fpga

Abstract

Fault tolerant systems play a significant role in many digital systems, especially those implemented utilizing Nano scale technologies, because of their vulnerability to electromagnetic interference and transient errors brought on by cosmic rays. All digital signal processing systems and microprocessors must contain arithmetic logic circuits. The goal of the project is to construct alternative adder designs using Field Programmable Gate Arrays (FPGAs) with fault tolerance. The proposed approach consists of constructing error detection and repair schemes for the sparse Kogge-Stone adder and evaluating them against Triple Modular Redundancy methods. By utilizing the carry tree's built-in redundancy, a Kogge-Stone adder can achieve fault tolerance. By adding extra ripple carry adders into the architecture, fault tolerance is offered on a sparse Kogge-Stone adder. By inflicting faults on the ripple carry adder or in the carry tree, this fault tolerance strategy is successfully finished and confirmed on the sparse Kogge-Stone adder. The Speed "Very High Integrated Hardware Circuit Description Language" (VHDL) is used to specify the adder designs, and an FPGA is used to implement them.

Authors and Affiliations

N. Vaishnavi, SD. Afreen, M. Anjan, N. Amitha, N. Santhi Raju

Keywords

Related Articles

A Smarter Way to Improvise Learning Outcome based on Computer Application

In any educational quality improvement endeavor, measurement plays a major role since it provides the information for any decision making mechanism. There is always a need to devise a standard teaching model which can be...

AI-Driven UX/UI Design: Empirical Research and Applications in FinTech

This study explores the transformative impact of AI-driven UX/UI design in the FinTech sector, examining current practices, user preferences, and emerging trends. Through a mixed-methods approach, including surveys, inte...

A Prototype Web-Based Emergency Response System That Incorporates the Findings from the Shortest Route Techniques for Path Optimization

This paper holistically reviewed the present emergency response operations of the Lagos State Emergency Management Authority (LASEMA), and identified deficiencies. This ultimately led to the development of an improved ne...

Automatic Chocolate Vending Machine By Using Arduino Uno

This paper proposes the design of Automatic vending machine. The main objective of our project is to launch new technology application in society. This is Arduino based vending machine that sales different type of chocol...

Efficient Secured Two Party Computing with Encrypted Data for Public Cloud

In this project we intervened certificateless encryption plan without matching operations for safely imparting public cloud. Intervened certificateless open key encryption (mCL-PKE –Mediated certificateless public key en...

Download PDF file
  • EP ID EP746226
  • DOI 10.55524/ijircst.2022.10.4.30
  • Views 42
  • Downloads 0

How To Cite

N. Vaishnavi, SD. Afreen, M. Anjan, N. Amitha, N. Santhi Raju (2022). The Efficient Design for Error Correction in Fault Tolerant Adder Using Fpga. International Journal of Innovative Research in Computer Science and Technology, 10(4), -. https://europub.co.uk/articles/-A-746226