The Efficient Design for Error Correction in Fault Tolerant Adder Using Fpga

Abstract

Fault tolerant systems play a significant role in many digital systems, especially those implemented utilizing Nano scale technologies, because of their vulnerability to electromagnetic interference and transient errors brought on by cosmic rays. All digital signal processing systems and microprocessors must contain arithmetic logic circuits. The goal of the project is to construct alternative adder designs using Field Programmable Gate Arrays (FPGAs) with fault tolerance. The proposed approach consists of constructing error detection and repair schemes for the sparse Kogge-Stone adder and evaluating them against Triple Modular Redundancy methods. By utilizing the carry tree's built-in redundancy, a Kogge-Stone adder can achieve fault tolerance. By adding extra ripple carry adders into the architecture, fault tolerance is offered on a sparse Kogge-Stone adder. By inflicting faults on the ripple carry adder or in the carry tree, this fault tolerance strategy is successfully finished and confirmed on the sparse Kogge-Stone adder. The Speed "Very High Integrated Hardware Circuit Description Language" (VHDL) is used to specify the adder designs, and an FPGA is used to implement them.

Authors and Affiliations

N. Vaishnavi, SD. Afreen, M. Anjan, N. Amitha, N. Santhi Raju

Keywords

Related Articles

Performance Enhancement of an Integrated Offshore Wind Farm, Marine Current Farm and PV System with Flywheel Energy Storage System

This paper represents a control strategy to instantaneously realize mitigation in power fluctuation and performance enhancement of offshore wind farm (OWF), PV system and Marine current farm (MCF) coupled to the grid wit...

The Artificial intelligence in Power Systems

Electricity is required in every country and state, so if the electricity is required, then a consistent and good as well as dependable electricity supply is required. ML is becoming growing and vast in the every fields...

Free Area Estimator for Simulated Annealing of VLSI Floor Plans

VLSI floor planning problem encounter large dynamically changing decision trees and is known to be a NP Hard problem. Near optimal results can be obtained by non-deterministic methods such as simulated annealing. Anneali...

The Effect of Different Physical Treatment and Stimulation Temperature on OSL Decay Curve of Synthetic Quartz Material

Researchers reported, in natural quartz probability of re-trapping of electrons by shallow TL traps gets reduced for Optically Stimulated Luminescence (OSL) at around 160 0C and usual shape of OSL decay curve is obtained...

Exploring the Synergy of Web Usage Data and Content Mining for Personalized Effectiveness

In light of the exponential growth of web data and user volume, individuals are increasingly overwhelmed by information overload on the internet. Addressing this challenge, our study focuses on enhancing web information...

Download PDF file
  • EP ID EP746226
  • DOI 10.55524/ijircst.2022.10.4.30
  • Views 26
  • Downloads 0

How To Cite

N. Vaishnavi, SD. Afreen, M. Anjan, N. Amitha, N. Santhi Raju (2022). The Efficient Design for Error Correction in Fault Tolerant Adder Using Fpga. International Journal of Innovative Research in Computer Science and Technology, 10(4), -. https://europub.co.uk/articles/-A-746226