The Efficient Design for Error Correction in Fault Tolerant Adder Using Fpga

Abstract

Fault tolerant systems play a significant role in many digital systems, especially those implemented utilizing Nano scale technologies, because of their vulnerability to electromagnetic interference and transient errors brought on by cosmic rays. All digital signal processing systems and microprocessors must contain arithmetic logic circuits. The goal of the project is to construct alternative adder designs using Field Programmable Gate Arrays (FPGAs) with fault tolerance. The proposed approach consists of constructing error detection and repair schemes for the sparse Kogge-Stone adder and evaluating them against Triple Modular Redundancy methods. By utilizing the carry tree's built-in redundancy, a Kogge-Stone adder can achieve fault tolerance. By adding extra ripple carry adders into the architecture, fault tolerance is offered on a sparse Kogge-Stone adder. By inflicting faults on the ripple carry adder or in the carry tree, this fault tolerance strategy is successfully finished and confirmed on the sparse Kogge-Stone adder. The Speed "Very High Integrated Hardware Circuit Description Language" (VHDL) is used to specify the adder designs, and an FPGA is used to implement them.

Authors and Affiliations

N. Vaishnavi, SD. Afreen, M. Anjan, N. Amitha, N. Santhi Raju

Keywords

Related Articles

Integration of Heterogeneous Distributed Database Based on E-Commerce System

The rapid expansion of internet systems, ease of availability and so on reduction in operating costs, and spread of internet access have created colossal of electronic data. The disseminate nature of our internet system...

Meta-Modeling of AI for Software Modularization

Recent developments in artificial intelligence have surprisingly been only on the machine-learning related technologies. This growing trend brings new hardships to the already problematic AI programming sector that looks...

Single Image Super Resolution with Wavelet Domain Transformation and Sparse Representation

In this paper, we have proposed a new image resolution enhancement algorithm based on discrete wavelet transform (DWT), lifting wavelet transform (LWT) and sparse recovery of the input image. A single low resolution (LR)...

Performance of MIMO-OFDM Transmission System on Wireless Networks

A detailed study of the performance of MIMOOFDM transmission on WLAN physical layer specified in IEEE 802.11n, Wi-MAX (IEEE 802.16-2009) physical layer specified in 802.16 and LTE downlink physical channel (PDSCH) has be...

A Hybrid Approach for Optimized Resource Allocation in a Deployed 4G Long Term Evolution (LTE) Network

A 4G system is expected to provide an all-inclusive and secure all-IP based mobile broadband solution to laptop, wireless modems, computer, smart phones, and other mobile devices. Although many studies were conducted in...

Download PDF file
  • EP ID EP746226
  • DOI 10.55524/ijircst.2022.10.4.30
  • Views 49
  • Downloads 0

How To Cite

N. Vaishnavi, SD. Afreen, M. Anjan, N. Amitha, N. Santhi Raju (2022). The Efficient Design for Error Correction in Fault Tolerant Adder Using Fpga. International Journal of Innovative Research in Computer Science and Technology, 10(4), -. https://europub.co.uk/articles/-A-746226