The Efficient Design for Error Correction in Fault Tolerant Adder Using Fpga

Abstract

Fault tolerant systems play a significant role in many digital systems, especially those implemented utilizing Nano scale technologies, because of their vulnerability to electromagnetic interference and transient errors brought on by cosmic rays. All digital signal processing systems and microprocessors must contain arithmetic logic circuits. The goal of the project is to construct alternative adder designs using Field Programmable Gate Arrays (FPGAs) with fault tolerance. The proposed approach consists of constructing error detection and repair schemes for the sparse Kogge-Stone adder and evaluating them against Triple Modular Redundancy methods. By utilizing the carry tree's built-in redundancy, a Kogge-Stone adder can achieve fault tolerance. By adding extra ripple carry adders into the architecture, fault tolerance is offered on a sparse Kogge-Stone adder. By inflicting faults on the ripple carry adder or in the carry tree, this fault tolerance strategy is successfully finished and confirmed on the sparse Kogge-Stone adder. The Speed "Very High Integrated Hardware Circuit Description Language" (VHDL) is used to specify the adder designs, and an FPGA is used to implement them.

Authors and Affiliations

N. Vaishnavi, SD. Afreen, M. Anjan, N. Amitha, N. Santhi Raju

Keywords

Related Articles

A Review Paper on Digital Marketing

The promotion of goods or brands through the internet is known as digital marketing. In current years, the growth in electronic advertising in guesthouses has increased, with illustrations including Facebook Marketing th...

Energy Management in Microgrids with Renewable Energy Sources

The Main objective of this project is to develop a power management system that will control the power flow and energy demand of an integrated renewable energy system with the focus on solar energy and wind energy. These...

Solution of Beam Structure Analysis Using SAP2000

The beam structure is an essential structural element for construction professionals, and most engineers should be familiar with beams. The type of beam structure discussed in this paper is a simple beam structure. Calcu...

Stablisation of Expansive Soils by Fly-ash & Wool Waste

In the current study, an effort has been made to stabilise the local expansionary soils using the appropriate mix of locally accessible industrial waste with or without lime. In this study, a sample of high expansive soi...

A Brief Study on Web Technology

Technology has advanced at a rapid and efficient pace in recent years. Web technology is one of the technologies that allow computers to communicate with one another by using markup languages and multimedia applications....

Download PDF file
  • EP ID EP746226
  • DOI 10.55524/ijircst.2022.10.4.30
  • Views 6
  • Downloads 0

How To Cite

N. Vaishnavi, SD. Afreen, M. Anjan, N. Amitha, N. Santhi Raju (2022). The Efficient Design for Error Correction in Fault Tolerant Adder Using Fpga. International Journal of Innovative Research in Computer Science and Technology, 10(4), -. https://europub.co.uk/articles/-A-746226