The Efficient Design for Error Correction in Fault Tolerant Adder Using Fpga

Abstract

Fault tolerant systems play a significant role in many digital systems, especially those implemented utilizing Nano scale technologies, because of their vulnerability to electromagnetic interference and transient errors brought on by cosmic rays. All digital signal processing systems and microprocessors must contain arithmetic logic circuits. The goal of the project is to construct alternative adder designs using Field Programmable Gate Arrays (FPGAs) with fault tolerance. The proposed approach consists of constructing error detection and repair schemes for the sparse Kogge-Stone adder and evaluating them against Triple Modular Redundancy methods. By utilizing the carry tree's built-in redundancy, a Kogge-Stone adder can achieve fault tolerance. By adding extra ripple carry adders into the architecture, fault tolerance is offered on a sparse Kogge-Stone adder. By inflicting faults on the ripple carry adder or in the carry tree, this fault tolerance strategy is successfully finished and confirmed on the sparse Kogge-Stone adder. The Speed "Very High Integrated Hardware Circuit Description Language" (VHDL) is used to specify the adder designs, and an FPGA is used to implement them.

Authors and Affiliations

N. Vaishnavi, SD. Afreen, M. Anjan, N. Amitha, N. Santhi Raju

Keywords

Related Articles

Context-Driven Multigranularity Blockchain: A Comprehensive Framework for Secure Data Management

Effective access control and revocation mechanisms are paramount in the ever-evolving landscape of information security. Traditional models often fall short in addressing the complexities of modern systems, necessitating...

A Study on Antimicrobial Finish on Textile Using Plant Extract

The use of plant-based biological colorants or other engaged biological extracts in textile coatings as antibacterial textiles finishes is gaining traction. Numerous plant-derived natural colors have potent antibacterial...

An Overview on Carbon Monoxide

Consistently, 50,000 people in the United States are harmed via carbon monoxide (CO). The clinical signs and indications range from migraines and discombobulation to unconsciousness and passing, with a death rate going f...

PyKaldi: A Kaldi Wrapper in Python

PyKaldi is much more than a set of Kaldi library bindings. It offers best level of compatibility for OpenFst classes with the tool “Kaldi” to make dealing with Kaldi easier for Python users. PyKaldi is wrapper most proba...

Use of Smart Intrusion Detection System for Enhancing the Security in Hierarchical Wireless Sensor Network

Trusted environment provides safety measures for the sensor network. There are many problems that occur during the management of resources. Memory management and computation overhead or CPU usage are the major issues. Se...

Download PDF file
  • EP ID EP746226
  • DOI 10.55524/ijircst.2022.10.4.30
  • Views 49
  • Downloads 0

How To Cite

N. Vaishnavi, SD. Afreen, M. Anjan, N. Amitha, N. Santhi Raju (2022). The Efficient Design for Error Correction in Fault Tolerant Adder Using Fpga. International Journal of Innovative Research in Computer Science and Technology, 10(4), -. https://europub.co.uk/articles/-A-746226