Two Phase Multi Party Secured Multiplication (2PMSM) In Vertically Distributed Databases
Journal Title: IOSR Journals (IOSR Journal of Computer Engineering) - Year 2016, Vol 18, Issue 2
Abstract
Abstract : Secured multi party computation which is also known as secured computation or multi party computation (SMC) plays a vital role in achieving secured computation in Privacy preserving data mining. Various SMC algorithms are existing for achieving the secured computation. In this paper, Two phase Multiparty secured computation for secured multiplication of data in distributed database is presented. The algorithms for vertically distributed database is presented which enables to develop new data mining algorithms in Privacy preserving data mining field.
Authors and Affiliations
Selva Rathna S , Karthikeyan T
Keywords
Related Articles
- EP ID EP95947
- DOI -
- Views 119
- Downloads 0
Semi-Supervised Discriminant Analysis Based On Data Structure
Abstract: Dimensionality reduction is a key data-analytic technique for mining high-dimensional data. In thispaper, we consider a general problem of learning from pairwise constraints in the form of must-link and cannotl...
Path Estimation and Motion Detection of Moving Object in Videos
This paper discusses an efficient and effective approach for identifying and tracking of moving object from a video. A video is captured by stationary camera. Moving object tracking and detection from video seque...
An Efficient Texture Classification Technique Based on Semi Uniform LBP
Abstract: ‘Local Binary Pattern’ (LBP) operator has been proved to be a theoretically simple yet very effective statistical texture descriptor in many areas. One of the main disadvantage of LBP is they are more sen...
Mobile Streaming: Android Based Mobile Tv
Cloud computing is an emerging technology aimed at providing various computing and storage services over the Internet. Multimedia cloud computing is generally related to multimedia computing over grids, content delivery,...
Real Time Zetta Bytes -Universal Memory ASIC SOC IP Core Design Implementation using VHDL and Verilog HDL for High Capacity Data Computing Processors like Cloud/Cluster/Super VLIW Parallel Distributing Pipelined Array Computing Processors
Abstract: The main intention is RTL Design Architecture and HDL Design Implementation of Zetta Bytes Memory ASIC SOC IP Core for Advanced Parallel Array Distributed Pipelined Array Computing /Cloud Computing / Super VLIW...