Urdhva Tiryagbhyam Sutra Multiplier Based 32-Bit MAC Design

Abstract

The Vedic Multiplier and the Reversible Logic Gates has Designed and actualized in the increase and Accumulate Unit (MAC) and that is appeared in this paper. A Vedic multiplier is composed by utilizing Urdhava Triyagbhayam sutra and the snake configuration is finished by utilizing reversible rationale entryway. Reversible rationales are likewise the crucial necessity for the developing field of Quantum processing. The Vedic multiplier is utilized for the increase unit in order to decrease halfway items and to get elite and lesser territory .The reversible rationale is utilized to get less power. The MAC is composed in Verilog HDL and the recreation is done in Xilinx 14.2 and blend is done utilizing Xilinx. The chip outline for the proposed MAC is likewise completed.

Authors and Affiliations

Bandaru. Divakar| Student, Aditya College of Engineering, Surampalem A.P. India bdk403@gmail.com, T. Srinivas| Associate Professor Aditya College of Engineering, Surampalem A.P. India, tirumala.sri1@gmail.com

Keywords

Related Articles

Shared Data Integrity Using Public Auditing Mechanism

Cloud providers assure a safer and dependable environment to the users, the honesty of data in the cloud may still be cooperation, due to the survival of hardware/software failures and human errors. To make certain s...

Solutions To Plate Problem With Constant Rigidity Using Singularity Functions

A new and novel method of solving problems of rectangular plates of constant stiffness using singularity functions is proposed. The working methods and manifestations of the use of singularity functions in plate analysis...

The versatile routing in correspondence systems using Back Pressure based packet Algorithm

In the content we contain considered each packet running terrified down a most likely not at all like course by utilizing Back Pressure based versatile directing calculation. So there is poor deferral execution and i...

A New MMC Converter With Fault Blocking Capability for HVDC Interconnects

This work proposes a modular multilevel dc/dc converter, named the DC-MMC, that can be conveyed to interconnect HVDC systems of various or comparable voltage levels. Its key elements include: 1) bidirectional power s...

We portray Diplo Cloud, a proficient and versatile appropriated RDF information administration framework for the cloud. As opposed to past methodologies, Diplo Cloud runs a physiological examination of both case and...

Download PDF file
  • EP ID EP16869
  • DOI -
  • Views 328
  • Downloads 12

How To Cite

Bandaru. Divakar, T. Srinivas (2017). Urdhva Tiryagbhyam Sutra Multiplier Based 32-Bit MAC Design. International Journal of Science Engineering and Advance Technology, 5(1), 91-96. https://europub.co.uk/articles/-A-16869