Urdhva Tiryagbhyam Sutra Multiplier Based 32-Bit MAC Design
Journal Title: International Journal of Science Engineering and Advance Technology - Year 2017, Vol 5, Issue 1
Abstract
The Vedic Multiplier and the Reversible Logic Gates has Designed and actualized in the increase and Accumulate Unit (MAC) and that is appeared in this paper. A Vedic multiplier is composed by utilizing Urdhava Triyagbhayam sutra and the snake configuration is finished by utilizing reversible rationale entryway. Reversible rationales are likewise the crucial necessity for the developing field of Quantum processing. The Vedic multiplier is utilized for the increase unit in order to decrease halfway items and to get elite and lesser territory .The reversible rationale is utilized to get less power. The MAC is composed in Verilog HDL and the recreation is done in Xilinx 14.2 and blend is done utilizing Xilinx. The chip outline for the proposed MAC is likewise completed.
Authors and Affiliations
Bandaru. Divakar| Student, Aditya College of Engineering, Surampalem A.P. India bdk403@gmail.com, T. Srinivas| Associate Professor Aditya College of Engineering, Surampalem A.P. India, tirumala.sri1@gmail.com
Keywords
Related Articles
- EP ID EP16869
- DOI -
- Views 327
- Downloads 12
Hop-by-Hop Adaptive linking A Novel Approach for Finest routing
Using Hop-by-Hop Adaptive linking for achieving finest routing is an unprecedented approach. And it is the first link-state routing solution carrying traffic through packet-switched networks. At each node, for every o...
Character segmentation from multi-oriented video words using Discrete Wavelet Transform and K-Means Clustering
The paper presents a two stage methods for the image segmentation from multi-oriented video words by using of DWT process k-means clustering. As the commercial usage of digital contents are on rise, the requirement o...
Fault Localization Scheme Constructed Using The Header Space Framework
ATPG utilizes the header space structure—a geometric model of how bundles are prepared. In header space, convention particular implications connected with headers are overlooked: A header is seen as a level groupin...
Implementation Of “Bloom Filter†Using Cam Based Structure
Content addressable memory (CAM) utilizing a novel algorithm for associativity between the inputtag and the relating location of the output data. The proposed design depends on an as of late created meager bunched ar...
Performance Improvement of IUPQC in Distribution System under Abnormal Conditions Using PID
To improve the performance of feeders in the distribution system a new topology is introduced in this paper based on the interline unified power quality conditioner (IUPQC). This IUPQC consists of both series and shu...