Urdhva Tiryagbhyam Sutra Multiplier Based 32-Bit MAC Design

Abstract

The Vedic Multiplier and the Reversible Logic Gates has Designed and actualized in the increase and Accumulate Unit (MAC) and that is appeared in this paper. A Vedic multiplier is composed by utilizing Urdhava Triyagbhayam sutra and the snake configuration is finished by utilizing reversible rationale entryway. Reversible rationales are likewise the crucial necessity for the developing field of Quantum processing. The Vedic multiplier is utilized for the increase unit in order to decrease halfway items and to get elite and lesser territory .The reversible rationale is utilized to get less power. The MAC is composed in Verilog HDL and the recreation is done in Xilinx 14.2 and blend is done utilizing Xilinx. The chip outline for the proposed MAC is likewise completed.

Authors and Affiliations

Bandaru. Divakar| Student, Aditya College of Engineering, Surampalem A.P. India bdk403@gmail.com, T. Srinivas| Associate Professor Aditya College of Engineering, Surampalem A.P. India, tirumala.sri1@gmail.com

Keywords

Related Articles

DC Link Voltage Control For Node Interface in 3-Phase Grid Tied Solar PVS using Adaptive Fuzzy

This paper deals with a three-organize twoorchestrate matrix tied SPV (sun powered photograph voltaic) system. The key stage is a lift converter, which fills the need of MPPT (most noteworthy power point taking after)...

Design And Material Optimization Of Wind Turbine Blade

Wind turbine is a device which converts kinetic energy from the wind into electrical power. Wind turbines generate electricity through asynchronous machines that are directly connected with the electricity grid. Compo...

Data Protection as a service in Cloud

Cloud computing enable highly scalable services to be easily consumed over the internet as and when needed. A major feature of the cloud services is that users’ data are usually processed remotely in unknown machin...

Adaptable conveyed administration uprightness verification for software as a service clouds

SaaS gives an adaptable situation through which application administration providers permitted to have their applications in a conveyed domain, with the goal that clients can get to the facilitated administrations in...

Solar PV and Battery Storage Integration System Using Three Level NPC Inverter

In this work, another setup of a three-level neutral pointclipped (NPC) inverter that can incorporate sun powered photovoltaic (PV) with battery stockpiling in a lattice associated framework is proposed. The quality of...

Download PDF file
  • EP ID EP16869
  • DOI -
  • Views 290
  • Downloads 12

How To Cite

Bandaru. Divakar, T. Srinivas (2017). Urdhva Tiryagbhyam Sutra Multiplier Based 32-Bit MAC Design. International Journal of Science Engineering and Advance Technology, 5(1), 91-96. https://europub.co.uk/articles/-A-16869