Validation of the Proposed Hardness Analysis Technique for FPGA Designs to Improve Reliability and Fault-Tolerance

Abstract

Reliability and fault tolerance of FPGA systems is a major concern nowadays. The continuous increase of the system’s complexity makes the reliability evaluation extremely difficult and costly. Redundancy techniques are widely used to increase the reliability of such systems. These techniques provide a large area & time overheads which cause more power consumption and delay, respectively. An experimental evaluation method is proposed to find critical nodes of the FPGA-based designs, named “hardness analysis technique” under the proposed RASP-FIT tool. After finding the critical nodes, the proposed redundant model is applied to those locations of the design and the code is modified. The modified code is functionally equivalent and is more hardened to the soft-errors. An experimental set-up is developed to verify and validate the criticality of these locations found by using hardness analysis. After applying redundancy to those loca-tions, the reliability is evaluated concerning failure rate reduction. Experimental results on ISCAS’85 combinational benchmarks show that a min-max range of failure reduction (14%-85%) is achieved compared to the circuit without redundancy under the same faulty conditions, which improves reliability.

Authors and Affiliations

Abdul Rafay Khatri, Ali Hayek, Josef B ¨orcs¨ok

Keywords

Related Articles

An Empirical Study of the Applications of Web Mining Techniques in Health Care 

Few years ago, the information flow in health care field was relatively simple and the application of technology was limited. However, as we progress into a more integrated world where technology has become an integral p...

Multi-Objective Task Scheduling in Cloud Computing Using an Imperialist Competitive Algorithm

Cloud computing is being welcomed as a new basis to manage and provide services on the internet. One of the reasons for increased efficiency of this environment is the appropriate structure of the tasks scheduler. Since...

Smart Grid Testbed using SCADA Software and Xbee Wireless Communication

This paper presents the development of Smart Grid testbed using SCADA software and Xbee wireless communication. The proposed testbed combines both the software simulation and the hardware simulation. The Winlog SCADA sof...

E-Learning for Secondary and Higher Education Sectors: A Survey

Electronic learning (e-learning) has gained reasonable acceptance from educational institutions at all levels. There are various studies conducted by researchers considering different aspects of e-learning to investigate...

Glaucoma-Deep: Detection of Glaucoma Eye Disease on Retinal Fundus Images using Deep Learning

Detection of glaucoma eye disease is still a challenging task for computer-aided diagnostics (CADx) systems. During eye screening process, the ophthalmologists measures the glaucoma by structure changes in optic disc (OD...

Download PDF file
  • EP ID EP429071
  • DOI 10.14569/IJACSA.2018.091201
  • Views 89
  • Downloads 0

How To Cite

Abdul Rafay Khatri, Ali Hayek, Josef B ¨orcs¨ok (2018). Validation of the Proposed Hardness Analysis Technique for FPGA Designs to Improve Reliability and Fault-Tolerance. International Journal of Advanced Computer Science & Applications, 9(12), 1-8. https://europub.co.uk/articles/-A-429071