Verilog HDL using LTE Implementation MAP Algorithm

Abstract

In many communication systems, turbo coding Techniques for Encoding and Decoding are employed to repair errors. As compared to other error correction codes, turbo codes provide great error correcting capabilities. For the implementation of the Turbo decoder, a Very Large Scale Integration (VLSI) architecture is suggested in this study. The Maximum-a-Posteriori (MAP) algorithm is employed at the decoder side, where soft-in-soft-out decoders, interleaves, and deinterleavers are all used. The usage of the MAP algorithm reduces the quantity of iterations necessary to decode the information bits being transferred. This research employs a system for the encoder component that consists of two recursive convolutional encoders and a pseudorandom interleaver on the encoder side. Tools from Octave and Xilinx Vivado are used for the Turbo encoding and decoding. The system is synthesised and implemented using a specialised integrated circuit.

Authors and Affiliations

T. Rama Krishna, T. Krishna Murthy, N. Vilasrao Sarode, P. Srilakshmi, V. Geetha Sri

Keywords

Related Articles

Design and Analysis of Prediction Model Using Machine Learning In Agriculture

The reality of worldwide population growth and climate change demand that agriculture production can be increased. Traditional study findings which are difficult to extend to all conceivable fields since these are depend...

Prediction of Financial Crime Using Machine Learning

The purpose of data analytics is to uncover previously unknown patterns and make use of such patterns to help in making educated decisions across a wide range of contexts. Because of advances in modern technology and the...

Comparative Analysis of a Novel Material, GPRA as Partial Replacement in Coarse Aggregate with Individual Materials

GPRA is a unique material made up of shredded glass, plastic, rubber, and aluminum particles. Concrete is abundantly used building material on the planet, requiring around 12.6 billion tons of natural resources to produc...

Knowledge Representation for Legal Document Summarization

This paper presents a novel approach for legal document summarization. Proposed approach is based on Ripple-Down Rules (RDR). It is an incremental knowledge acquisition method. RDR allows us to quickly build an extendabl...

A Contingent Study of DC-to-DC Converters for Sustainable Energy System

There had been significant growth in the area of renewable energy over the past recent years. Though there has been great development in sustainable energy, there is still a long way to go.There are certain inherent limi...

Download PDF file
  • EP ID EP746818
  • DOI 10.55524/ijircst.2022.10.2.115
  • Views 4
  • Downloads 0

How To Cite

T. Rama Krishna, T. Krishna Murthy, N. Vilasrao Sarode, P. Srilakshmi, V. Geetha Sri (2022). Verilog HDL using LTE Implementation MAP Algorithm. International Journal of Innovative Research in Computer Science and Technology, 10(2), -. https://europub.co.uk/articles/-A-746818