VHDL Design and FPGA Implementation of LDPC Decoder for High Data Rate

Abstract

In this work, we present a FPGA design and implementation of a parallel architecture of a low complexity LDPC decoder for high data rate applications. The selected code is a regular LDPC code (3, 4). VHDL design and synthesis of such architecture uses the decoding by the algorithm of BP (Believe propagation) simplified "Min-Sum". The complexity of the proposed architecture was studied; it is 6335 LEs at a data rate of 2.12 Gbps for quantization of 8 bits at the second iteration. We also realized a platform based on a co-simulation on Simulink to validate performance in BER (Bit Error Rate) of our architecture.

Authors and Affiliations

A. Boudaoud, M. El Haroussi, E. Abdelmounim

Keywords

Related Articles

Development of a Vehicle for Driving with Convolutional Neural Network

The aim of this paper is the design, simulation, construction and programming of the autonomous vehicle, capable of obstacle avoidance, object tracking also image and video processing. The vehicle will use a built-in cam...

Initialization Method for Communication and Data Sharing in P2P Environment Between Wireless Sensor Nodes

Wireless Sensor Networks have increased notewor-thy thought nowadays, rather than wired sensor systems, by presenting multi-useful remote hubs, which are littler in size. However, WSNs correspondence is inclined to negat...

Recommender System based on Empirical Study of Geolocated Clustering and Prediction Services for Botnets Cyber-Intelligence in Malaysia

A recommender system is becoming a popular platform that predicts the ratings or preferences in studying human behaviors and habits. The predictive system is widely used especially in marketing, retailing and product dev...

A Proposed Architectural Model for an Automatic Adaptive E-Learning System Based on Users Learning Style

It has been established through literature that, if an e-learning system could adapt to learning characteristics of learners, it will increase learning performance and content knowledge acquisition of learners. This pape...

The Ethical and Social Issues of Information Technology: A Case Study

The present study is conducted among 283 students from University of Zabol to identify the harm and ethical and social issues in the field of information technology and to classify the immoral practices that students are...

Download PDF file
  • EP ID EP258339
  • DOI 10.14569/IJACSA.2017.080435
  • Views 99
  • Downloads 0

How To Cite

A. Boudaoud, M. El Haroussi, E. Abdelmounim (2017). VHDL Design and FPGA Implementation of LDPC Decoder for High Data Rate. International Journal of Advanced Computer Science & Applications, 8(4), 257-261. https://europub.co.uk/articles/-A-258339