VHDL Design and FPGA Implementation of LDPC Decoder for High Data Rate

Abstract

In this work, we present a FPGA design and implementation of a parallel architecture of a low complexity LDPC decoder for high data rate applications. The selected code is a regular LDPC code (3, 4). VHDL design and synthesis of such architecture uses the decoding by the algorithm of BP (Believe propagation) simplified "Min-Sum". The complexity of the proposed architecture was studied; it is 6335 LEs at a data rate of 2.12 Gbps for quantization of 8 bits at the second iteration. We also realized a platform based on a co-simulation on Simulink to validate performance in BER (Bit Error Rate) of our architecture.

Authors and Affiliations

A. Boudaoud, M. El Haroussi, E. Abdelmounim

Keywords

Related Articles

An Investigation of Analytic Decision During Driving Test

To examine the long-term causality between Cardiorespiratory Electromyography Galvanic signals for 17 drivers taken from Stress Recognition in Automobile Drivers database. Methods: Two statistical methods, co-integration...

A New Internal Model Control Method for MIMO Over-Actuated Systems

A new design method internal model control is proposed for multivariable over-actuated processes that are often encountered in complicated industrial processes. Due to the matrix that is adopted to describe over-actuated...

On Telemedicine Implementations in Ghana

Most Sub-Saharan Africa countries including Ghana experience a shortage of medical professionals, especially in the rural areas. This is mainly caused by the low-intake of students into medical schools due to inadequacy...

Real-Time Experimentation and Analysis of Wifi Spectrum Utilization in Microwave Oven Noisy Environment

The demand for broadband wireless communication in home and office has been increasing exponentially; thus, the need for reliable and effective communication is very crucial. Both theoretical and experimental investigati...

An Enhancement on Mobile Social Network using Social Link Prediction with Improved Human Trajectory Internet Data Mining

Generally, the mobile social network has missing and unauthentic links. The prediction of those links is one of the major problems to understand the relationship between two nodes and recommends the potential links to th...

Download PDF file
  • EP ID EP258339
  • DOI 10.14569/IJACSA.2017.080435
  • Views 94
  • Downloads 0

How To Cite

A. Boudaoud, M. El Haroussi, E. Abdelmounim (2017). VHDL Design and FPGA Implementation of LDPC Decoder for High Data Rate. International Journal of Advanced Computer Science & Applications, 8(4), 257-261. https://europub.co.uk/articles/-A-258339