VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm

Journal Title: Journal of ICT Research and Applications - Year 2016, Vol 10, Issue 1

Abstract

Convolutional encoding and data decoding are fundamental processes in convolutional error correction. One of the most popular error correction methods in decoding is the Viterbi algorithm. It is extensively implemented in many digital communication applications. Its VLSI design challenges are about area, speed, power, complexity and configurability. In this research, we specifically propose a VLSI architecture for a configurable and low-complexity design of a hard-decision Viterbi decoding algorithm. The configurable and low-complexity design is achieved by designing a generic VLSI architecture, optimizing each processing element (PE) at the logical operation level and designing a conditional adapter. The proposed design can be configured for any predefined number of trace-backs, only by changing the trace-back parameter value. Its computational process only needs N + 2 clock cycles latency, with N is the number of trace-backs. Its configurability function has been proven for N = 8, N = 16, N = 32 and N = 64. Furthermore, the proposed design was synthesized and evaluated in Xilinx and Altera FPGA target boards for area consumption and speed performance.

Authors and Affiliations

Rachmad Vidya Wicaksana Putra, Trio Adiono

Keywords

Related Articles

Overlapping Cervical Nuclei Separation using Watershed Transformation and Elliptical Approach in Pap Smear Images

In this study, a robust method is proposed for accurately separating overlapping cell nuclei in cervical microscopic images. This method is based on watershed transformation and an elliptical approach. Since the watershe...

An Application of PSV-S in Fast Development of a Real-Time DSP System

Virtual prototyping is natural in developing digital signal processing (DSP) systems using a product-service-value system (PSV-S) approach. Our DSP virtual prototyping approach consists of four development phases: (1) a...

Passive Available Bandwidth Estimation Based on Collision Probability and Node State Synchronization in Wireless Networks

In wireless networks, available bandwidth estimation is challenging because wireless channels are used by multiple users or applications concurrently. In this study, we propose a passive measurement scheme to estimate th...

Deep Convolutional Level Set Method for Image Segmentation

Level Set Method is a popular method for image segmentation. One of the problems in Level Set Method is finding the right initial surface parameter, which implicitly affects the curve evolution and ultimately the segment...

Design of Triple-Band Bandpass Filter Using Cascade Tri-Section Stepped Impedance Resonators

In this research, a triple-band bandpass filter (BPF) using a cascade tri section step impedance resonator (TSSIR), which can be operated at 900 MHz, 1,800 MHz, and 2,600 MHz simultaneously, was designed, fabricated and...

Download PDF file
  • EP ID EP326357
  • DOI 10.5614/itbj.ict.res.appl.2016.10.1.5
  • Views 70
  • Downloads 0

How To Cite

Rachmad Vidya Wicaksana Putra, Trio Adiono (2016). VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm. Journal of ICT Research and Applications, 10(1), 57-75. https://europub.co.uk/articles/-A-326357