VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm

Journal Title: Journal of ICT Research and Applications - Year 2016, Vol 10, Issue 1

Abstract

Convolutional encoding and data decoding are fundamental processes in convolutional error correction. One of the most popular error correction methods in decoding is the Viterbi algorithm. It is extensively implemented in many digital communication applications. Its VLSI design challenges are about area, speed, power, complexity and configurability. In this research, we specifically propose a VLSI architecture for a configurable and low-complexity design of a hard-decision Viterbi decoding algorithm. The configurable and low-complexity design is achieved by designing a generic VLSI architecture, optimizing each processing element (PE) at the logical operation level and designing a conditional adapter. The proposed design can be configured for any predefined number of trace-backs, only by changing the trace-back parameter value. Its computational process only needs N + 2 clock cycles latency, with N is the number of trace-backs. Its configurability function has been proven for N = 8, N = 16, N = 32 and N = 64. Furthermore, the proposed design was synthesized and evaluated in Xilinx and Altera FPGA target boards for area consumption and speed performance.

Authors and Affiliations

Rachmad Vidya Wicaksana Putra, Trio Adiono

Keywords

Related Articles

Dynamic Path Planning for Mobile Robots with Cellular Learning Automata

In this paper we propose a new approach to path planning for mobile robots with cellular automata and cellular learning automata. We divide the planning into two stages. In the first stage, global path planning is perfor...

Improvement of Fuzzy Geographically Weighted Clustering-Ant Colony Optimization Performance using Context-Based Clustering and CUDA Parallel Programming

Geo-demographic analysis (GDA) is the study of population characteristics by geographical area. Fuzzy Geographically Weighted Clustering (FGWC) is an effective algorithm used in GDA. Improvement of FGWC has been done by...

A Chemical Reaction Optimization Approach to Prioritize the Regression Test Cases of Object-Oriented Programs

Regression test case prioritization is used to improve certain performance goals. Limited resources force to choose an effective prioritization technique, which makes an ordering of the test cases so that the most suitab...

Document Grouping by Using Meronyms and Type-2 Fuzzy Association Rule Mining

The growth of the number of textual documents in the digital world, especially on the World Wide Web, is incredibly fast. This causes an accumulation of information, so we need efficient organization to manage textual do...

Automatic Title Generation in Scientific Articles for Authorship Assistance: A Summarization Approach

This paper presents a study on automatic title generation for scientific articles considering sentence information types known as rhetorical categories. A title can be seen as a high-compression summary of a document. A...

Download PDF file
  • EP ID EP326357
  • DOI 10.5614/itbj.ict.res.appl.2016.10.1.5
  • Views 88
  • Downloads 0

How To Cite

Rachmad Vidya Wicaksana Putra, Trio Adiono (2016). VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm. Journal of ICT Research and Applications, 10(1), 57-75. https://europub.co.uk/articles/-A-326357