VLSI Design of a High Performance Decimation Filter Used for Digital Filtering

Abstract

With the rapid development of computers and communications, more and more chips are required to have small size, low-power and high performance. Digital filter is one of the basic building blocks used for implementation in Very Large Scale Integration (VLSI) of mixed-signal circuits. This paper presents a design of decimation filter used for digital filtering. It consists of Cascode Integrated Comb (CIC) filters, using Finite Impulse Response (FIR) filters and Infinite Impulse Response (IIR) filters structure. This architecture provides small area and low power consumption by avoiding the use of multiplication structure. This design presents the way of speeding up the route from the theoretical design with Simulink/Matlab, via behavioral simulation in fixed-point arithmetic to the implementation on either ASIC. This has been achieved by porting the netlist of the Simulink system description into the Very high speed integrated circuit Hardware Description Language (VHDL). At the first instance, the Simulink-to-VHDL converter has been designed to use structural VHDL code to describe system interconnections, allowing simple behavioral descriptions for basic blocks. A comparison of several architectures of this circuit based on different architectures of most popular filter is presented. The comparison includes: supply voltage, power consumption, area and technology. This approach consumes only 2.94 mW of power at a supply voltage of 3V. The core chip size of the filter block without bonding pads is 0.058 mm2 by using the AMS 0.35 µm CMOS technology.

Authors and Affiliations

Radhouane LAAJIMI, Ali AJMI, Randa KHEMIRI, Mohsen Machout

Keywords

Related Articles

Customer Value Proposition for E-Commerce: A Case Study Approach

E-Commerce tools have become a human needs everywhere and important not only to customers but to industry players. The intention to use E-Commerce tools among practitioners, especially in the Malaysian retail sector is n...

An Efficient Design of RPL Objective Function for Routing in Internet of Things using Fuzzy Logic

The nature of the Low power and lossy networks (LLNs) requires having efficient protocols capable of handling the resource constraints. LLNs consist of networks that connect different type of devices which has constraint...

Modeling and Forecasting the Number of Pilgrims Coming from Outside the Kingdom of Saudi Arabia Using Bayesian and Box-Jenkins Approaches

Pilgrimage has received a great attention by the government of Saudi Arabia. Of special interest is the yearly series of the Number of Pilgrims coming from Outside the kingdom (NPO) since it is one of the most important...

New mechanism for Cloud Computing Storage Security

Cloud computing, often referred to as simply the cloud, appears as an emerging computing paradigm which promises to radically change the way computer applications and services are constructed, delivered, managed and fina...

Multi-input Multi-output Beta Wavelet Network: Modeling of Acoustic Units for Speech Recognition

In this paper, we propose a novel architecture of wavelet network called Multi-input Multi-output Wavelet Network MIMOWN as a generalization of the old architecture of wavelet network. This newel prototype was applied to...

Download PDF file
  • EP ID EP117664
  • DOI 10.14569/IJACSA.2016.070177
  • Views 118
  • Downloads 0

How To Cite

Radhouane LAAJIMI, Ali AJMI, Randa KHEMIRI, Mohsen Machout (2016). VLSI Design of a High Performance Decimation Filter Used for Digital Filtering. International Journal of Advanced Computer Science & Applications, 7(1), 558-561. https://europub.co.uk/articles/-A-117664