VLSI Design of a High Performance Decimation Filter Used for Digital Filtering

Abstract

With the rapid development of computers and communications, more and more chips are required to have small size, low-power and high performance. Digital filter is one of the basic building blocks used for implementation in Very Large Scale Integration (VLSI) of mixed-signal circuits. This paper presents a design of decimation filter used for digital filtering. It consists of Cascode Integrated Comb (CIC) filters, using Finite Impulse Response (FIR) filters and Infinite Impulse Response (IIR) filters structure. This architecture provides small area and low power consumption by avoiding the use of multiplication structure. This design presents the way of speeding up the route from the theoretical design with Simulink/Matlab, via behavioral simulation in fixed-point arithmetic to the implementation on either ASIC. This has been achieved by porting the netlist of the Simulink system description into the Very high speed integrated circuit Hardware Description Language (VHDL). At the first instance, the Simulink-to-VHDL converter has been designed to use structural VHDL code to describe system interconnections, allowing simple behavioral descriptions for basic blocks. A comparison of several architectures of this circuit based on different architectures of most popular filter is presented. The comparison includes: supply voltage, power consumption, area and technology. This approach consumes only 2.94 mW of power at a supply voltage of 3V. The core chip size of the filter block without bonding pads is 0.058 mm2 by using the AMS 0.35 µm CMOS technology.

Authors and Affiliations

Radhouane LAAJIMI, Ali AJMI, Randa KHEMIRI, Mohsen Machout

Keywords

Related Articles

Enhanced Mechanism to Detect and Mitigate Economic Denial of Sustainability (EDoS) Attack in Cloud Computing Environments

Cloud computing (CC) is the next revolution in the Information and Communication Technology arena. CC is often provided as a service comparable to utility services such as electricity, water, and telecommunications. Clou...

Investigating Social Media Utilization and Challenges in the Governmental Sector for Crisis Events

The use and utilization of social media applications, tools, and services enables advanced services in daily routines, activities, and work environments. Nowadays, disconnection from social media services is a disadvanta...

Mobility based Net Ordering for Simultaneous Escape Routing

With the advancement in electronics technology, number of pins under the ball grid array (BGA) are increasing on reduced size components. In small size components, a challenging task is to solve the escape routing proble...

Implementation of Central Dogma Based Cryptographic Algorithm in Data Warehouse Architecture for Performance Enhancement

Data warehouse is a set of integrated databases deliberated to expand decision-making and problem solving, espousing exceedingly condensed data. Data warehouse happens to be progressively more accepted theme for contempo...

Spin-Then-Sleep: A Machine Learning Alternative to Queue-based Spin-then-Block Strategy

One of the issues with spinlock protocols is excessive spinning which results in a waste of CPU cycles. Some protocols use the hybrid, spin-then-block approach to avoid this problem. In this case, the contending thread m...

Download PDF file
  • EP ID EP117664
  • DOI 10.14569/IJACSA.2016.070177
  • Views 103
  • Downloads 0

How To Cite

Radhouane LAAJIMI, Ali AJMI, Randa KHEMIRI, Mohsen Machout (2016). VLSI Design of a High Performance Decimation Filter Used for Digital Filtering. International Journal of Advanced Computer Science & Applications, 7(1), 558-561. https://europub.co.uk/articles/-A-117664