VLSI DESIGN OF LOW POWER HIGH SPEED DOMINO LOGIC

Abstract

Simple to implement, low cost designs in CMOS Domino logic are presented. These designs require less transistors and are full Domino logic compatible while they attain better performance compared to the standard Domino logic implementations. Wide fan-in logic such as domino circuits is used in high-performance applications. Dynamic domino logic circuits are widely used in modern digital VLSI circuits. The novel feature of dynamic circuits is often favoured in high performance designs because of the speed advantage offered over static CMOS logic circuits. This paper compares static CMOS, domino (dynamic) logic design implementations.

Authors and Affiliations

Ms. Rakhi R. Agrawal and Dr. S. A. Ladhake

Keywords

Related Articles

Object Oriented Metrics Measurement Paradigm.

The increasing importance of software measurement has led to development of new software measures. Many metrics have been proposed related to various constructs like class, coupling, cohesion, inheritance, information...

AN OPTIMAL DETECTION TECHNIQUE FOR MOBILE RADIO FREQENCIES

Cellular phone technology is rapidly changing. Features like Bluetooth, USB, high resolution cameras, microphones, Internet, 802.11 wireless, and memory cards are added every year. Also, the communication technology a...

SALT AND PEPPER NOISE REDUCTION USING MDBUTM FILTER WITH FUZZY BASED REFINEMENT

A Modified Decision Based Unsymmetrical Trimmed Median Filter (MDBUTMF) followed by Fuzzy Noise Reduction Method (FNRM) is proposed for the restoration of color images that are highly corrupted by salt and pepper noise...

Processing of TiO2/ TiCxO1 −x Nano-ceramic Composite semiconductor: Novel Results

In this work, we present experimental studies for the processing of TiO2/ TiCxO1−x Nanoceramic Composite. This paper reports the synthesis of TiO2/ TiCxO1−x composite with Ti/C ratio 50:30 via spark plasma sintering ro...

Loss Reduction in Radial Distribution Systems Using Plant Growth Simulation Algorithm

This paper aims to investigate the optimal switching sequence to maintain radial nature of distribution network for minimal active power losses and an improved voltage loads. The network configuration has been declared...

Download PDF file
  • EP ID EP26600
  • DOI -
  • Views 353
  • Downloads 6

How To Cite

Ms. Rakhi R. Agrawal and Dr. S. A. Ladhake (2012). VLSI DESIGN OF LOW POWER HIGH SPEED DOMINO LOGIC. International Journal of Engineering, Science and Mathematics, 2(3), -. https://europub.co.uk/articles/-A-26600