VLSI Implementation of Pipelined Fast Fourier Transform  

Abstract

Digital Signal Processing (DSP) has become a very important and dynamic research area. Now a day’s many integrated circuits dedicated to DSP functions. Unfortunately Existing designs are restricted to a low accuracy and a small sample number. The Fourier transform is widely used in industrial applications as well as in scientific research. The most common use is to transform a function of time into a frequency function. In this paper, we present the efficient implementation of a pipeline FFT. Our design adopts a single-path delay feedback style as the proposed hardware architecture. To eliminate the read-only memories (ROM’s) used to store the twiddle factors, the proposed architecture applies a reconfigurable complex multiplier and bit-parallel multipliers to achieve a ROM-less FFT processor, thus consuming lower power than the existing works 

Authors and Affiliations

K. Indirapriyadarsini , S. Kamalakumari , G. Prasannakuma

Keywords

Related Articles

FPGA IMPLEMENTATION OF FOUR PHASE CODE DESIGN USING MODIFIED GENETIC ALGORITHM (MGA)  

The proposed architecture consists of an efficient VLSI hardware implementation of the Modified Genetic Algorithm for identifying the good pulse compression sequences based on Discrimination Factor. The main advantag...

An Approach for clustering uncertain data objects: A Survey

Recently, uncertain data objects is used in various applications such as VANET environment, sensors applications, image processing based system etc. Clustering of uncertain data is a major concept in data mining since mo...

Survey on Ant Colony Algorithm 

Ant colony algorithm is an intelligent algorithm and is inspired by the behaviour of ants. Ants are blind and have the ability to find the shortest path from their colony to the food source. Using the capabilities...

A Survey of Performance based Secure Routing Protocols in MANET 

An ad-hoc network is a multi-hop wireless network where all nodes cooperatively maintain network connectivity without a centralized infrastructure. If these nodes change their positions dynamically, it is called a...

Hand Geometry Recognition System Using Feature Extraction  

Biometrics traits such as fingerprints, hand geometry, face and voice verification provide a reliable alternative for identity verification and are gaining commercial and high user acceptability rate. Hand geomet...

Download PDF file
  • EP ID EP104374
  • DOI -
  • Views 113
  • Downloads 0

How To Cite

K. Indirapriyadarsini, S. Kamalakumari, G. Prasannakuma (2012). VLSI Implementation of Pipelined Fast Fourier Transform  . International Journal of Advanced Research in Computer Engineering & Technology(IJARCET), 1(4), 427-432. https://europub.co.uk/articles/-A-104374