Multi-Step Verification Environment for a Chip Design using SoC platform Journal title: International Journal of Engineering Sciences & Research Technology Authors: Je-Hoon Lee Subject(s):