Multi-Step Verification Environment for a Chip Design using SoC platform

Abstract

 This paper presented an efficient verification strategy for the platform based design. A goal of the verification task is to detect all design faults and provide with full verification coverage at the earlier design. The proposed verification strategy employed iterative verification stages. For a case study, this strategy was used in a verification of a modem chip design complying with IEEE 802.11a standard. It was successfully verified the entire design functionality and its interface with 100% coverage in shorter design cycles.

Authors and Affiliations

Je-Hoon Lee

Keywords

Related Articles

 To Estimate the Cooling Load of a Desire Space with help of C Programming

 Cooling load of a desire space is the rate of heat which must be removed from the space to maintain at a specific space air temperature and moisture content. This work provides a procedure for preparing calculatio...

 Blowfish Encryption Using Key Secured Block Based Transformation

 Encryption is a process of converting a one form of information in another form which is hard to understand .Now a days, a large amount of information get transfer with wired or wireless network. Information cont...

 A Review of Software-as-a-Service (SaaS): Features and Multi-Tenant Applications

 Multi-tenancy is a relatively new software architecture principle in the realm of the Software as a Service (SaaS) business model. It allows to make full use of the economy of scale, as multiple customers –“tenant...

MATHEMATICAL MODEL CHARACTERIZING THE RELEASE RATES OF THE VITAMIN B12 (VB 12 ) LOADED COLLAGEN MATRICES

Collagen fibrils can act as a substrate carrying biosensor that can be used to detect the presence of date rape drugs in a drink. Vitamin B12 (VB 12 ) was chosen as analogous to methyl red (MR), the indicator of ga...

RESOURCES OPTIMIZATION IN CASTING OF SEGMENTS ON BRIDGE CONSTRUCTION

Resources are the most important part of any construction project. Total cost of project is based on resources. For India the construction industry has contributed an estimated 6708 billion to the national GDP in 2011-1...

Download PDF file
  • EP ID EP138040
  • DOI -
  • Views 62
  • Downloads 0

How To Cite

Je-Hoon Lee (30).  Multi-Step Verification Environment for a Chip Design using SoC platform. International Journal of Engineering Sciences & Research Technology, 3(2), 727-731. https://europub.co.uk/articles/-A-138040