Multi-Step Verification Environment for a Chip Design using SoC platform

Abstract

 This paper presented an efficient verification strategy for the platform based design. A goal of the verification task is to detect all design faults and provide with full verification coverage at the earlier design. The proposed verification strategy employed iterative verification stages. For a case study, this strategy was used in a verification of a modem chip design complying with IEEE 802.11a standard. It was successfully verified the entire design functionality and its interface with 100% coverage in shorter design cycles.

Authors and Affiliations

Je-Hoon Lee

Keywords

Related Articles

 Cluster, Non cluster and Full Text Indexing Techniques for Efficient Database

 Data warehouse is the central management system having pool of datasets. The traditional data warehouse was designed in such a manner that it can efficiently manage transactional data which is highly dominated by...

 Advanced LEACH Protocol in Large Scale Wireless Sensor Networks

 As the use of wireless sensor networks (WSNs) has grown enormously in the past few decades, the need of scalable & energy efficient routing and data aggregation protocol for large scale deployments has also ri...

 Content Based Copy Detection Using TIRI-DCT Method

 Water marking relies on inserting information into the video stream in order to detect copies. This paper presents an approach to watermarking called content base copy detection(CBCD) which uses a combination of...

 Data Mining: Exploring Big Data Analytics, Hadoop and Mapreduce

 Most internal auditors, especially those working in customer-focused industries, are aware of data mining and what it can do for an organization — reduce the cost of acquiring new customers and improve the sales r...

 Coal Extraction System with Pulse Jet Bag Filter

 Air pollutants are added into the atmosphere from variety of sources that change the composition of the atmosphere and affect the biotic environment. Because of the presence of high amount of air pollutants in the...

Download PDF file
  • EP ID EP138040
  • DOI -
  • Views 56
  • Downloads 0

How To Cite

Je-Hoon Lee (30).  Multi-Step Verification Environment for a Chip Design using SoC platform. International Journal of Engineering Sciences & Research Technology, 3(2), 727-731. https://europub.co.uk/articles/-A-138040