Multi-Step Verification Environment for a Chip Design using SoC platform
Journal Title: International Journal of Engineering Sciences & Research Technology - Year 30, Vol 3, Issue 2
Abstract
This paper presented an efficient verification strategy for the platform based design. A goal of the verification task is to detect all design faults and provide with full verification coverage at the earlier design. The proposed verification strategy employed iterative verification stages. For a case study, this strategy was used in a verification of a modem chip design complying with IEEE 802.11a standard. It was successfully verified the entire design functionality and its interface with 100% coverage in shorter design cycles.
Authors and Affiliations
Je-Hoon Lee
Keywords
Related Articles
- EP ID EP138040
- DOI -
- Views 45
- Downloads 0
LOSSLESS IMAGE COMPRESSION VIA LIFTING SCHEME AND SPIHT
Image compression is useful because it helps to reduce the consumption of expensive resources, such as hard disk space or transmission bandwidth .Many compression techniques are in place but there is a scope for h...
ECONOMIC CONCEPTS OF ENERGY EFFICIENCY – A REVIEW
Energy security is the core of sustainable energy development. Energy efficiency is furthermore an important measure to ensure national energy supply security. According to the investigation of the number of p...
FOUR WHEEL STEERING SYSTEM
Four wheel drive steering system which is also known as Quadra steering system is convenient way to control the vehicle in high speed. Here both front wheel and rear wheel can be steered according to space availab...
ACETYLENE USED AS ALTERNATIVE FUEL IN PETROL ENGINE
Studies reveal that Acetylene gas produced from lime stone (CaCO3) is renewable in nature and exhibits SImilar properties to those of hydrogen. An experimental investigation has been carried out on a SIngle cylinde...
A NEW METHOD FOR REDUCING THE EFFECTS OF INCREASING INFORMATION IN DIGITAL IMAGE STEGANOGRAPHY
Nowadays, in order to transfer data, security is one of the most important parameters in the evaluation for transmission techniques. According to the development communicational devises, possibility of data theft submi...