An optimised multi value logic cell design with new architecture of many value logic gates Journal title: International Journal of Modern Engineering Research (IJMER) Authors: Prajyant Pathak , Puran Gour Subject(s):