Reduced-Latency and Area-Efficient Architecture for FPGA-Based Stochastic LDPC Decoders Journal title: International Journal of Advanced Computer Science & Applications Authors: Ghania Zerari, Abderrezak Guessoum Subject(s):
