32 Bit Parallel Multiplier Using VHDL
Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2014, Vol 9, Issue 3
Abstract
In this paper, design of 32-bit parallel multiplier is presented, by introducing Carry Save Adder (CSA) in partial product lines. The multiplier given in this paper is modeled using VHDL (Very High Speed Integration Hardware Description Language) for 32-bit unsigned data. Here comparison is done between Carry Save Adder (CSA) and Carry Look Ahead Adder (CLA). The comparison is done on the basis of two performance parameters i.e. Speed and Power consumption. To design an efficient integrated circuit in terms of power and speed, has become a challenging task VLSI design field.
Authors and Affiliations
Vrushali Gaikwad , Rajeshree Brahmankar , Amiruna Warambhe , Yugandhara Kute , Nishant Pandey
A Survey on various types of Steganography and Analysis of Hiding Techniques
Digital Steganography is the science that involves communicating secret data in an appropriate multimedia carrier, e.g., image, audio, and video files. Under this assumption, if the feature is visible, the point of attac...
The Principle of Programmable Logic Controller and its role in Automation
This paper introduces Programmable logic controller, discusses the topics of PLC. This paper also discusses the role of PLC in Automation engineering which is a cross sectional discipline that requires proportional...
Inadequate and Poor Electricity Metering Affect Energy Efficiency End-user Behaviour in Nigeria
Electricity metering has been identified as one of technologies where end-use energy efficiency can particularly be encouraged in households through its impact on tenants’ behaviour. Inadequate metering is one of the imm...
Semantic Annotation and Search for Educational Resources Supporting Distance Learning
Multimedia educational resources play an important role in education, particularly for distance learning environments. With the rapid growth of the multimedia web, large numbers of education articles video resources are...
Optimization of Geometry of Microfabricated Piezoelectric Actuator
This paper focuses on optimization of the geometry of piezoelectric actuator for maximization of output for applications such as micro-pump. The device structure consists of a piezoelectric disk/plate which is glue...