A BICS Design to Detect Soft Error in CMOS SRAM
Journal Title: International Journal on Computer Science and Engineering - Year 2010, Vol 2, Issue 3
Abstract
. This paper presents a Built In Current Sensor (BICS) design to detect oft error under both standby and operating condition in omplementary Metal Oxide Semiconductor (CMOS) Static Random Access Memory (SRAM). BICS connected in each column of SRAM cell array detects arious values of current signal generated by particle strike. The enerated current value s then compared with the reference value. An error signal is enerated hen it exceeds the reference value. The xisting Built In Current ensors are used to detect the soft error only at the time of standby ondition. But there is a possibility of occurrence of soft error during peration conditions also. During write operation, the soft error occurs t the time of end of the write cycle. But in read peration the error can ccur at any instant of time. Hence a BICS is esigned in such a way hat it can monitor the occurrence of soft error at any time instant of the perating condition as well as stand by ondition
Authors and Affiliations
N. M. Sivamangai , Dr. K. Gunavathi , P. Balakrishnan
A Single Hidden Layered Fuzzy Back propagation Algorithm for Joint Radio Resource Management in Radio Access Systems
In this paper, we propose a single hidden layered fuzzy neural algorithm, which is able to provide a better quality of service constraints in a multi-cell scenario with three different radio access technologies (RATs) na...
PERFORMANCE EVALUATION OF THREEPHASE INDUCTION MOTOR DRIVE FED FROM Z-SOURCE INVERTER
This paper presents a Z-source inverter which has been proposed as an alternative power conversion concept for adjustable speed AC drives. It is having both voltages buck and boost capabilities as they allow inverters to...
Adaptive Enhancement of routing protocol under CBR and TCP traffic source
The main objective of this article is to study and enhance on demand routing protocol under different traffic consideration so that our proposed routing protocol give an better result then other reactive and proactive ro...
An Algorithmic Approach for Efficient Image Compression using Neuro-Wavelet Model and Fuzzy Vector Quantization Technique
Applications, which need to store large database and/or transmit digital images requiring high bit-rates over channels with limited bandwidth, have demanded improved image compression techniques. This paper describes pra...
Selection of a Checkpoint Interval in Coordinated Checkpointing Protocol for Fault Tolerant Open MPI
The goal of this paper is to address the selection of efficient checkpoint interval which reduces the total overhead cost due to the checkpointing and restarting of the applications in a distributed system environment....