A Classifier Ensemble of Binary Classifier Ensembles
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2011, Vol 1, Issue 1
Abstract
This paper proposes an innovative combinational algorithm to improve the performance in multiclass classification domains. Because the more accurate classifier the better performance of classification, the researchers in computer communities have been tended to improve the accuracies of classifiers. Although a better performance for classifier is defined the more accurate classifier, but turning to the best classifier is not always the best option to obtain the best quality in classification. It means to reach the best classification there is another alternative to use many inaccurate or weak classifiers each of them is specialized for a sub-space in the problem space and using their consensus vote as the final classifier. So this paper proposes a heuristic classifier ensemble to improve the performance of classification learning. It is specially deal with multiclass problems which their aim is to learn the boundaries of each class from many other classes. Based on the concept of multiclass problems classifiers are divided into two different categories: pairwise classifiers and multiclass classifiers. The aim of a pairwise classifier is to separate one class from another one. Because of pairwise classifiers just train for discrimination between two classes, decision boundaries of them are simpler and more effective than those of multiclass classifiers. The main idea behind the proposed method is to focus classifier in the erroneous spaces of problem and use of pairwise classification concept instead of multiclass classification concept. Indeed although usage of pairwise classification concept instead of multiclass classification concept is not new, we propose a new pairwise classifier ensemble with a very lower order. In this paper, first the most confused classes are determined and then some ensembles of classifiers are created. The classifiers of each of these ensembles jointly work using majority weighting votes. The results of these ensembles are combined to decide the final vote in a weighted manner. Finally the outputs of these ensembles are heuristically aggregated. The proposed framework is evaluated on a very large scale Persian digit handwritten dataset and the experimental results show the effectiveness of the algorithm.
Authors and Affiliations
Hamid Parvin| Computer Engineering, Islamic Azad University, Nourabad Mamasani Branch, Nourabad, Iran hamidparvin@mamasaniiau.ac.ir, Sajad Parvin| Computer Engineering Islamic Azad University, Nourabad Mamasani Branch, Nourabad, Iran s.parvin@mamasaniiau.ac.ir
Keywords
Related Articles
- EP ID EP8263
- DOI -
- Views 597
- Downloads 30
Low Subthreshold Leakage Power Domino XOR Cell
With the advancement of technology, the power consumption has become major cause of concern in VLSI system. Technology scaling offers reduction in supply voltage and threshold voltage, but at the cost of increasing l...
Stacked Design of Parasitically Gap Coupled Square Patches for Enhance the Antenna Bandwidth
A stacked arrangement of square patch antenna is proposed and analyzed in this paper. An antenna is designed by using glass epoxy-FR4 substrate. In the proposed stacked arrangement there are two patches: driven (lowe...
Can Base Patient Monitoring System
This paper deals with CAN technology to sense and transfer the data related to patient health problem. So, efficient medical services can be provided to the patient in appropriate time. The project is working model wh...
Improvement of Transmittance Characteristics of 1D Photonic Crystal with Optical Gain Factor under Oblique Incidence for Different Materials
Transmittance of one-dimensional photonic crystal is numerically computed for oblique incidence of electromagnetic wave considering the effect of optical gain factor. Transfer matrix technique is used for calculation,...
Design and Implementation of 64-Bit Execute Stage for VLIW Processor Architecture on FPGA
FPGA implementation of 64-bit execute unit for VLIW processor, and improve power representation have been done in this paper. VHDL is used to modelled this architecture. VLIW stands for Very Long Instruction Word. This P...