A CONCURRENT ERROR DETECTION SCHEME FOR TOTALLY SELF CHECKING FPGA LOOK-UP TABLE
Journal Title: ICTACT Journal on Microelectronics - Year 2016, Vol 1, Issue 4
Abstract
Field Programmable Gate Arrays are widely useful in mission critical applications. FPGAs have fixed architecture; it has the capability to change function in situ for a particular application. SRAM based FPGAs are vulnerable to Single Event Upsets (SEUs), which poses unintended change to the logic functions on exposure. The project proposed is a unidirectional error detection scheme i.e., Scalable Error Detection Coding (SEDC) scheme, for use in FPGA Look-up tables. The SEDC check bits are generated along with the programming bits and it is stored on the FPGA SRAM cells during the normal operation of the LUTs. The programming bits are processed to check bit generator where corresponding code bits are generated for the programming bits. The newly generated code bits are compared with the pre-stored code bits. Any single or multiple unidirectional errors as a result of SEU is detected by this scheme. Scalability is the significant advantage of this scheme - it can be scaled to any input data length. With the increase in input data length, only the area gets scaled while the latency remains constant irrespective of the binary data length. The implemented algorithm achieves 100% error detection. The Proposed SEDC scheme is simulated using Tanner EDA tool and the layouts are generated using Microwind
Authors and Affiliations
Natarajan S, Deepa V
Keywords
Related Articles
- EP ID EP198099
- DOI 10.21917/ijme.2016.0026
- Views 173
- Downloads 0
DESIGN AND SIMULATION OF CURRENT FEEDBACK OPERATIONAL AMPLIFIER IN 180nm AND 90nm CMOS PROCESSES
This paper proposes a Current Feedback Operational Transconductance Amplifier (CFB OTA) with a folded cascode op-amp as input stage cascaded with class AB buffer as output stage. This gives better results on parameters s...
LOW POWER RF SINGLE BALANCED MIXER WITH HIGH CONVERSION GAIN FOR ISM BAND APPLICATIONS
This paper involves the design and simulation of a single balanced down conversion mixer from a Gilbert cell mixer using a source degeneration inductor and folded structure in 65nm CMOS Technology. The proposed single ba...
NETWORK IMPLEMENTATION OF PHOTONIC CRYSTAL CIRCULAR SPLIT RING RESONATOR BASED ADF
Photonic Crystal based optical devices have attained a widespread attention for ultra-fast communications and Photonic Integrated Circuits. In this paper, Two Dimensional Photonic Crystal Circular Split Ring Resonator (P...
IMPROVING SYSTEM PERFORMANCE BY USING PREFIX ADDERS IN RNS
Over the past few decades, the intense growth of portable communication devices has led to stringent need of efficient system performance. The system performance is upgraded by reducing the computation time using the Res...
PERMANENT MISMATCH FAULT IDENTIFICATION OF PHOTOVOLTAIC CELLS USING ARDUINO
Over the past few years, various industries have learned that photovoltaic (PV) system fault protection must be refined to include additional fault protection that is not provided in most of the existing PV system instal...