A Logic Test to Minimize Test Data Volume By Single Cycle Access Structure
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2014, Vol 3, Issue 9
Abstract
This research proposes a a logic test to min imize test data volume by single cycle access structur e. It eliminates the peak power consumption problem of conventional shiftbased scan chains and reduces th e activity during shift and capture cycles. This leads t o more realistic circuit behavior during stuck at and a tspeed tests. It enables the complete test to run at muc h higher frequencies equal or close to the one in funct ional mode. It will be shown, that a lesser number of t est cycles can be achieved compared to other publish ed solutions. The test cycle per net based on a simple test pattern generator algorithm without test pattern c ompression is below 1 for larger designs and is indep endent of the design size. Results are compared to oth er published solutions on ISCAS’89 net lists. The stru cture allows an additional onchip debugging signal vi sibility for each register. The method is backward co mpatible to full scan designs and existing test pattern generators and simulators can be used with a minor e nhancement. It is shown how to combine the propose d solution with built in self test (BIST) and massive parallel scan chains.
Authors and Affiliations
Chittari Amarnath, K. Bala
Keywords
Related Articles
- EP ID EP28010
- DOI -
- Views 242
- Downloads 0
Blind Watermarking Scheme for Un-Compressed Video Using RBF Neural Network
Robust watermarking is one of the major multimedia processing applications which is specifically important for compressed and uncompressed video for copyright protection, content authentication and broadcasting. In t...
A New Hybrid Automated Tarrif System For Grid Conneted Solar Powe Plants
Recently consumption or release of more energy in various forms in both households and industrial, malls, etc are became a big challenge to the researchers. In this work we developed a method to manage such energy in...
Efficient Recovery of Data In Digital Communication Using FPGA
Survey on reduction in error by special encoding and decoding technique using FPGA that is by using convolutional encoding and viterbi decoding. Forward error correction (FEC) is one of the key parts of any digital c...
One-to-Many Data Linkage By One-Class Clustering Tree
Data linkage is the task of identifying different entries that refer to the same entity across different data sources. The goal of the data linkage task is joining data sets that do not share a common identifier. Data...
Design and implementation of the fuzzy PID controller using MATLAB/SIMULINK model
In many industries, various types of motion control system used to control various applications. These motion control systems are nothing but the DC Motors. DC motors have high efficiency, high torque and low volume....