A Logic Test to Minimize Test Data Volume By Single Cycle Access Structure

Abstract

This research proposes a a logic test to min imize test data volume by single cycle access structur e. It eliminates the peak power consumption problem of conventional shiftbased scan chains and reduces th e activity during shift and capture cycles. This leads t o more realistic circuit behavior during stuck at and a tspeed tests. It enables the complete test to run at muc h higher frequencies equal or close to the one in funct ional mode. It will be shown, that a lesser number of t est cycles can be achieved compared to other publish ed solutions. The test cycle per net based on a simple test pattern generator algorithm without test pattern c ompression is below 1 for larger designs and is indep endent of the design size. Results are compared to oth er published solutions on ISCAS’89 net lists. The stru cture allows an additional onchip debugging signal vi sibility for each register. The method is backward co mpatible to full scan designs and existing test pattern generators and simulators can be used with a minor e nhancement. It is shown how to combine the propose d solution with built in self test (BIST) and massive parallel scan chains.

Authors and Affiliations

Chittari Amarnath, K. Bala

Keywords

Related Articles

Locating Equivalent Servants over P2P Networks

While peer-to-peer networks are mainly used to locate unique resources across the Internet, new interesting deployment scenarios are emerging. Particularly, some applications (e.g., VoIP) are proposing the creation...

Secure Data Storage And Retrieve From Cloud Networking With Multiple Encrypt System

The proposed work is to characterize cloud structural engineering with designed samba stockpiling what's more cryptographic encryption systems. The cloud structural engineering sent with samba stockpiling uses workin...

A Game Theory To Load Balancing Strategy To Improve The Efficiency In Public Cloud Environment

Good load balancing makes cloud computing more proficient and increases user satisfaction. At present cloud computing is one of the utmost platforms which deliver storage of data in very lowers cost and accessible fo...

Implementation of VOIP Communication on Embedded Systems

In the development of VOIP technology, applications of real-time voice communication has corner into widespread use over the Internet. However, their over reliance on PC environment restricts the applying fields of m...

VLSI Implementation and Design of Digital Modulation Using Xilinx

In this Paper, Digital Modulators is designed and Implemented using XILINX ISE Tool based on Very Large Scale Integration (VLSI). This is majorly to implement and obtain digitalize signals in softwaredefined radio (SD...

Download PDF file
  • EP ID EP28010
  • DOI -
  • Views 244
  • Downloads 0

How To Cite

Chittari Amarnath, K. Bala (2014). A Logic Test to Minimize Test Data Volume By Single Cycle Access Structure. International Journal of Research in Computer and Communication Technology, 3(9), -. https://europub.co.uk/articles/-A-28010