A new approach for 8 bit core processor & its IP design for small scale systems  

Abstract

As we know a microprocessor is a general purpose IC which follow the instructions given to it, and the instructions set for the microprocessor designed such a way that it and handle any type of computations. Different type of architectures are available in the market like CISC, RISC, ARM etc. all of them have their own different approaches to perform computations. Our concept for this paper comes after mulling over all of these and we are proposing a new microprocessor architecture which will have CISC type instruction set (large instruction set good for multiple applications) and RISC type feature for executing every instruction in one cycle. To achieve these we just exclude few instructions (total five) of CISC. Though still we have covered all small scale and medium scale applications with our proposed architecture on cost of nothing and all sophisticated scale application on cost of extra few nanoseconds.  

Authors and Affiliations

Pulkit Trivedi , Deepak Asati

Keywords

Related Articles

Data mining approach to evaluate the data lossless Data Compression algorithms  

: This paper presents a study of various lossless compression algorithms; to test the performance and the ability of compression of each algorithm based on ten different parameters. For evaluation the compression r...

Comparative Study and Analysis of Soft Computing Techniques Implemented in Secure Data Transmission 

t-Data transmission in the wireless network is very big challenge. Several factors affect to transmit data safely. In this paper we have identified possible reasons which can affect the transmission of data. We have...

A Novel approach for Optimizing Cross Layer among Physical Layer and MAC Layer of Infrastructure Based Wireless Network using Genetic Algorithm

Cross-layer awareness optimization is a break out from the layered approach of the OSI Layer communications model having very rigorous boundaries among layers. The CLAO approach transports response dynamically via the la...

Detection Model for Daniel-of-Service Attacks using Random Forest and k-Nearest Neighbors 

Because of the increasing of networks’ speed and the amount of network traffic, it is essential that IDSs need to be lightweight to cope with it before classification. Feature selection has been successfully used t...

A Survey of Metastability Errors in CMOS Digital Circuits

Recent advances in complementary metal oxide semiconductor (CMOS) technology have led to unparalleled levels of integration in digital logic systems. By and large, these digital logic systems require a clock to synchr...

Download PDF file
  • EP ID EP120583
  • DOI -
  • Views 110
  • Downloads 0

How To Cite

Pulkit Trivedi, Deepak Asati (2012). A new approach for 8 bit core processor & its IP design for small scale systems  . International Journal of Advanced Research in Computer Engineering & Technology(IJARCET), 1(7), 121-124. https://europub.co.uk/articles/-A-120583