A Novel VLSI Architecture for SPHIT Encoder

Journal Title: INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY - Year 2013, Vol 10, Issue 4

Abstract

In this Paper we propose a highly scalable image compression scheme based on the set partitioning in hierarchical trees (SPIHT) algorithm. Our algorithm called highly scalable SPIHT (HS-SPIHT), supports spatial and SNR scalability and provides a bit stream that can be easily adapted (reordered) to given bandwidth and resolution requirements by a simple transcoder (parser). The HS-SPIHT algorithm adds the spatial scalability feature without sacrificing the SNR embeddedness property as found in the original SPIHT bit stream. HS-SPIHT finds applications in progressive Web browsing, flexible image storage and retrieval, and image transmission over heterogeneous networks. Here we have written the core processor Microblaze is designed in VHDL (VHSIC hardware description language), implemented using XILINX ISE 8.1 Design suite the algorithm is written in system C Language and tested in SPARTAN-3 FPGA kit by interfacing a test circuit with the PC using the RS232 cable. The test results are seen to be satisfactory. The area taken and the speed of the algorithm are also evaluated.

Authors and Affiliations

Haritha Motupalle, Syed Jahangir Badashah

Keywords

Related Articles

Semantic Orientation of Sentiment Analysis on Social Media

User Generated Contents on social media, such has Blogs, Forums, YouTube, Twitter, Facebook and so on contains opinions or sentiments generated by the users about the object, such has product reviews, movie reviews, book...

Business Intelligence framework to support Chronic Liver Disease Treatment

Business Intelligence (BI) framework designs the architecture of business intelligence information system which uses expert systems and Artificial Intelligence technology to support clinical decision and draw the strateg...

Image Compression Techniques

Digital images required large number of bits to represent them and in their canonical representation, generally contain significant amount of redundancy. Image compression techniques reduce the number of bits required to...

Economic Dispatch Optimization Using Imperialist Competitive Algorithm (ICA) and compare with PSO algorithm result

Measurement Imperialist Competitive Algorithm (ICA) is a  population based stochastic optimization technique, originallydeveloped by Eberhart and Kennedy, inspired by simulation of a social psychological metaphor instea...

Social Networks and WEB ontologys as perfect couple for knowledge management tool/system

The social networks have become a main tool of the XXI century for personal presentation and promotion, connectivity with others, belonging to same ideology, area of expertise or culture. Beside all the exploitations mad...

Download PDF file
  • EP ID EP650197
  • DOI 10.24297/ijct.v10i4.3252
  • Views 113
  • Downloads 0

How To Cite

Haritha Motupalle, Syed Jahangir Badashah (2013). A Novel VLSI Architecture for SPHIT Encoder. INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY, 10(4), 1522-1530. https://europub.co.uk/articles/-A-650197