A Novel VLSI Architecture for SPHIT Encoder

Journal Title: INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY - Year 2013, Vol 10, Issue 4

Abstract

In this Paper we propose a highly scalable image compression scheme based on the set partitioning in hierarchical trees (SPIHT) algorithm. Our algorithm called highly scalable SPIHT (HS-SPIHT), supports spatial and SNR scalability and provides a bit stream that can be easily adapted (reordered) to given bandwidth and resolution requirements by a simple transcoder (parser). The HS-SPIHT algorithm adds the spatial scalability feature without sacrificing the SNR embeddedness property as found in the original SPIHT bit stream. HS-SPIHT finds applications in progressive Web browsing, flexible image storage and retrieval, and image transmission over heterogeneous networks. Here we have written the core processor Microblaze is designed in VHDL (VHSIC hardware description language), implemented using XILINX ISE 8.1 Design suite the algorithm is written in system C Language and tested in SPARTAN-3 FPGA kit by interfacing a test circuit with the PC using the RS232 cable. The test results are seen to be satisfactory. The area taken and the speed of the algorithm are also evaluated.

Authors and Affiliations

Haritha Motupalle, Syed Jahangir Badashah

Keywords

Related Articles

History Aware Anomaly Based IDS for Cloud IaaS

Cloud Computing provides different types of services  such as SaaS, PaaS, IaaS. Each of them have their own security challenges, but IaaS undertakes all types of challenges viz., network attack ,behaviour based attack,...

Comparative Analysis Domino Logic Based Techniques For VLSI Circuit

Domino logic is a CMOS-based evolution of the dynamic logic  techniques  based  on  either  PMOS  or  NMOS transistors. Domino logic technique is widely used in modern digital VLSI circuit. Dynamic logic is twice...

SIAVA: Secret Information Aggregation Design for Various Applications in Wireless Sensor Networks

In general information aggregation design that reduces a large amount of transmission is the most practical technique. In previous studies, homomorphic encryptions have been applied to conceal communication during aggreg...

Software Defect Prevention through Orthogonal Defect Classification (ODC)

“Quality is never an accident; it is always the result of intelligent effort” [10]. In the process of making quality software product, it is necessary to have effective defect prevention process, which will minimize...

VIRTUAL REALITY IN EDUCATION: TRENDS AND ISSUES

Computer-mediated learning is becoming an increasingly common form of education in institutions of higher learning (IHL). Many IHL in developing nations, such as Kenya, have greatly experienced an increase in demand for...

Download PDF file
  • EP ID EP650197
  • DOI 10.24297/ijct.v10i4.3252
  • Views 103
  • Downloads 0

How To Cite

Haritha Motupalle, Syed Jahangir Badashah (2013). A Novel VLSI Architecture for SPHIT Encoder. INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY, 10(4), 1522-1530. https://europub.co.uk/articles/-A-650197