Adaptive Hold Aware Clock Gated MAC
Journal Title: International Journal of engineering Research and Applications - Year 2017, Vol 7, Issue 9
Abstract
This paper proposed the design of low power Multiply and Accumulate (MAC) Unit utilizing the techniques of Ancient Indian Vedic Mathematics that have been adjusted to enhance performance. The speed of MAC depends incredibly on the multiplier. The work has demonstrated the proficiency of UrdhvaTriyagbhyam– Vedic method for duplication which strikes a distinction in the real procedure of augmentation itself. Low power is the most basic issues in today's ASIC design, as the component size is downsized. Henceforth there is a critical requirement for power improvement. Clock gating is a standout amongst the most exquisite and great techniques for diminishment of dynamic power, significant supporter in all out power utilization of any VLSI circuit. Contrasted with ordinary conventional multiply and accumulate we embraced versatile hold based clock gating for decrease of clock power of gathering of registers utilized of intermitted storage.
Authors and Affiliations
C Ashok Kumar, B. K MADHAVI, K. Lal Kishore
Keywords
Related Articles
- EP ID EP392376
- DOI 10.9790/9622-0709041317 .
- Views 111
- Downloads 0
Preparation and characterization of Al doped nano crystalline Ni ferrites
The Ni-Al nano ferrites having compositional formula NiAlxFe2-xO4 (where x= 0.2, 0.4, 0.6, and 0.8) were synthesized by citrate gel auto combustion method. The XRD studies reflected that the fabricated powders were singl...
A Comprehensive Study of Lip Controlled Human Computer Interface using Machine Learning
Human Computer Interface is just a way to connect user to the computer who are unable to interact with computer (physically) as a normal user. These users can have some physical problems or they are physically challenged...
Cloud Computing: Overview and its Deployment Model
We live in the era of gigantic complexity. With the daze elevation in technology, the IT infrastructure has remoulded to the core. However, in the fullness of time the epoch of cloud computing is now arising also acknowl...
Design Discrete Wavelet Transform using Canonic Signed Digit Technique
Conventional distributed arithmetic (DA) is popular in field programmable gate array (FPGA) design, and it features on-chip ROM to achieve high speed and regularity. In this paper, we describe high speed area efficient 2...
Evaluation of the constructive state of conservation of historical structures. A new method of operating analysis: the ANVIV protocol.
The conservation status assessment of historical traditional architecture on extended range increasingly requires analysis tools, which allow to synthesize and process parameters of interest for the formulation of an eva...