An efficient approach to minimize power and area in carry select adder using binary to excess one converter

Abstract

Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. This work uses a simple and efficient gate-level modification to significantly reduce the area and power of the CSLA. Based on this modification 8, 16, 32, and 64-b square-root CSLA (SQRT CSLA) architecture have been developed and compared with the regular SQRT CSLA architecture. This work evaluates the performance of the proposed designs in terms of delay, area, power, and their products by hand with logical effort and through custom design and layout in 0.18- nm CMOS process technology. The results analysis shows that the proposed CSLA structure is better than the regular SQRT CSLA. A simple approach is proposed in this paper to reduce the area and power of SQRT CSLA architecture. The compared results show that the modified SQRT CSLA has a slightly larger delay (only 3.76%), but the area and power of the 64-b modified SQRT CSLA are significantly reduced by 17.4% and 15.4% respectively. The power-delay product and also the area-delay product of the proposed design show a decrease for 16, 32, and 64-b sizes which indicates the success of the method and not a mere trade-off of delay for power and area.

Authors and Affiliations

T. CHELLADURA, V. MANIKANDAN, K. RAMAMOORTHY

Keywords

Related Articles

On Using DNA Distances And Consensus In Repeats Detection

Sequence repeats are the simplest form of regularity and analyzing repeats can lead to first clues to evidencing new biological phenomena. Many of the methods for detecting repeated sequences are part of the digital sign...

Overview of the Cross-Layer Paradigm Evolving Towards Future Internet

The spectacular evolution of Internet services has requested significant improvements of the performances in communications networks. Cross-layering techniques have been selected as one of the most important issues in re...

An Approach to Nonrigid US-MRI Registration of Pelvic Organs for Endometriosis Diagnosis

In the field of multimodal medical image registration, the main elements that researchers focus on are the transformation, the similarity metric and the optimization algorithm. There is no state-of-art registration metho...

3D Surface Recunstruction and Comparaison System Used For Marking Local Defects of Tested Objects

Nowadays automatic 3D acquisition systems allow building accurate models of real 3D objects in a cost- and time-effective manner. This technology was used in a particular application context: shape defects detection. Sp...

Detecting Dependencies Between States of Multiple Data Streams

The subject of dependency detection has been addressed many times during the last 20 years, and methods that extract frequent patterns or temporal information from data have been developed. The information extracted has...

Download PDF file
  • EP ID EP98677
  • DOI -
  • Views 98
  • Downloads 0

How To Cite

T. CHELLADURA, V. MANIKANDAN, K. RAMAMOORTHY (2013). An efficient approach to minimize power and area in carry select adder using binary to excess one converter. Acta Technica Napocensis- Electronica-Telecomunicatii (Electronics and Telecommunications), 54(2), 28-35. https://europub.co.uk/articles/-A-98677