An Efficient ASIC Design of RRC FIR Interpolation Filter for wireless Communication Applications

Abstract

The main objective of pulse shaping filter is to minimize intersymbol interference and shape the signal, In this paper an Application Specific Integrated Circuit (ASIC) is designed using Root Raised Cosine Interpolator Filter by employing multiplier less technique. The transposed direct form II structure of the filter is applied on the cadence platform which ultimately provides the reduced area and high speed. The HDL language is utilized for coding the provided filter specifications, thus the hardware complexity is reduced. The designed filter reduces the area by 40% which improves the hardware architecture. The maximum operating frequency is improved by 18% in comparison to previous work.

Authors and Affiliations

Priyanka Agrawal, Rajesh Mehra

Keywords

Related Articles

Omnidirectional Band Gaps in Heterostructure Materials Composed of Meta-materials and Magnetic Materials

Enlarged band gap in photonic heterostructure (PC1/PC2) composed of metamaterials and magnetic materials is studied using simple transfer matrix method. As we know that the meta-materials have the unusual electromagnetic...

Design And Performance Analysis of Rectangular Microstrip Patch Antenna With Half-Hexagonal Fractal Techniques

The compact size of antenna is becoming necessity for advancement in modern technology. In this paper, the design and analysis of rectangular Microstrip patch antenna with half hexagonal fractal geometry has been propose...

Point Fire Detectors Arrangement in Special Cases-The slope Roofs case

Fire Detectors Arrangement Purports A Great Knowledge And Experience In Fire Protection. Although This Task Was Regulated By Several Valid Standards, It Is Not Always Simple To Realize It. Beside `Normal` Cases For Fire...

Elementary way of proving Fermat's theorem

The paper gives the simple way of proving Fermat's last theorem. The method is based on the study of the properties of natural numbers and the analysis of restrictions on the supposed solutions.

A Comparative Analysis of SRAM Cells in 45nm, 65nm, 90nm Technology

Growth In The Semiconductor Industries Has Brought Greater Demand For Low Power Consumption Design For Integrated Circuits (IC). Static Random Access Memory (SRAM) Has Become One Of The Major Components Due To Their Larg...

Download PDF file
  • EP ID EP393422
  • DOI 10.9790/9622-0801038185.
  • Views 82
  • Downloads 0

How To Cite

Priyanka Agrawal, Rajesh Mehra (2018). An Efficient ASIC Design of RRC FIR Interpolation Filter for wireless Communication Applications. International Journal of engineering Research and Applications, 8(1), 81-85. https://europub.co.uk/articles/-A-393422