AN EFFICIENT HIGH SPEED VCS UPDATION BASED MESH TOPOLOGY NOC ROUTER ARCHITECTURE DESIGN

Apply

AN EFFICIENT HIGH SPEED VCS UPDATION BASED MESH TOPOLOGY NOC ROUTER ARCHITECTURE DESIGN

Journal Title: Elysium Journal of Engineering Research and Management - Year 2015, Vol 6, Issue 5

Abstract

Network-on-Chip (NoC) architectures signify a capable design paradigm to cope with raising communication requirements in digital systems. It emerged as a vital factor that defines the presentation and power consumption of many core systems. VLSI technology is to modify NOC internal router arrangements, shortest path allocation process and neighbor router estimation control. Existing system is to design a mesh topology based network on chip architecture. This architecture is to implement the packet and circuit switching for path allocation process. Existing system is to improve the path allocation time and to effectively transmit the source to destination processing time level. Existing time is to raise the circuit complexity level and it consume more time for circuit analysis process. Proposed system is to design a mesh topology based router architecture design and to develop the path allocation process using hybrid scheme. This scheme is to consist of VCS, CS and PS technique for path allocation work. Proposed system is used to implement the single router data transfer process in slave and master router condition and to upgrade the path selection complexity level. This technique is to reduce data transmission time between source and destination. Proposed system is to raise the system speed level (clock frequency). Proposed system is to reduce the delay time level and to reduce the latency time.

Authors and Affiliations

Yedla Harika, Vishnumurthy T.

Keywords

NoC latency VCS technique

EP ID EP392672
DOI -
Views 119
Downloads 0