DESIGN OF LOW POWER 32-BIT CSKA FOR HIGH SPEED APPLICATIONS

Journal Title: Elysium Journal of Engineering Research and Management - Year 2015, Vol 6, Issue 5

Abstract

Research in Very Large Scale Integration (VLSI) based design of Integrated Circuits (IC) addresses the issues of power, area and time consumption by the components used. These violates the speed of operation in DSP processors. To improve the speed, an optimized Design is required in such a way that the utilization of components are less. The inclusion of Multiplier and Accumulator (MAC) unit in the DSP processor Design performs the number of operation by using adders. Hence, the reduction in power, area and time in full adder is the necessary process in low power applications. Modern DSP processors uses the carry chain for optimization in carry forwarding path which reduces the delay effectively. The Carry Select Adder (CSLA) is the prominent solution to improve the speed of parallel operation. But, the result contains more number of carriers. Hence, multiplexers are used for selection of required sum output and associated carry. This paper optimizes the carry forwarding path by replacing the multiplexers with the Boolean function based gate construction. Moreover, the employment of carry-skip mechanism reduces the number of components required to design a 32-bit ripple carry adder. Besides, the application of Microwind- DSCH tool to create the layout of corresponding 32 bit adder. The DSCH tool visualizes the carry forwarding path and the time required to perform the operation effectively. The optimization provided in adder structure enhances the operational speed with minimum area occupation and power consumption.

Authors and Affiliations

Yamini C. , Krishnamurthy M

Keywords

Related Articles

Grid Power Compensation by Micro Grid System with Bidirectional AC/DC Converter and DC/DC Converter PWM Strategy

To accomplish the power quality maintenance, DC-DC converter (buck and boost converter) and a bidirectional AC/DC converter is implemented. The available power from the micro grid is stored in a battery. The power from t...

AUTOMATED FORMATION OF DOMAIN MODULE FROM PLAIN TEXTBOOKS USING DOM-SORTZE SYSTEM

The uprising of information and communication skills mutually enriches the teaching and learning processes. Expertise-supported learning scheme uses the Domain Module proved to be helpful in many observi...

An Efficient Energy Aware Secure Routing In Medical Data Transmission for Body Sensor Network

The Body Sensor Network (BSN) technology is one of the most imperative technologies used in IOT-based modern healthcare system. In this Process, at first we address the several security requirements in in BSN based moder...

NFC SIGNALS BASED ON AN EFFECTIVE MOBILE ROBOT LOCALIZATION

A Complete Localization system for an indoor self - ruled vehicle equipped with Near Field Communication (NFC) reader to Interrogate tags located on the environment. Phase Measurement for real t...

Economic and Energy Optimization by Joint Scheduling in Cloud Computing

Cloud computing technologies have empowered a new-fangled paradigm for progressive product advancement by the establishment and contribution of services in a multi-tenant disseminated simulation environment. A novel join...

Download PDF file
  • EP ID EP392674
  • DOI -
  • Views 124
  • Downloads 0

How To Cite

Yamini C. , Krishnamurthy M (2015). DESIGN OF LOW POWER 32-BIT CSKA FOR HIGH SPEED APPLICATIONS. Elysium Journal of Engineering Research and Management, 6(5), -. https://europub.co.uk/articles/-A-392674