An Fpga Implementation Of N/N+1 Prescaler For A Low Power Single Phase Clock Distribution System

Abstract

In the VLSI design clock distribution in an IC is very important as it deals with 70% of the power consumption. This paper deals with the design of prescaler to reduce the power consumption by the clock. A prescaler is used to reduce a high frequency electrical signal to a low frequency by integer division. Demand for low power circuits increased in conjunction with a higher level of integration. A multiband flexible divider is used to reduce the power consumption. The proposed design consists of a wideband multimodulous prescaler which divides the input frequency. Two flip-flops and different logic gates are embedded between the flip-flops to achieve two ratios and also to reduce the switching power and short circuit power in the prescaler. Prescalers are typically used at very high frequency to extend the upper frequency range of frequency counters, phase locked loop (PLL) synthesizers, and other counting circuits. The design doesn’t require any extra flip-flop, thus saving a considerable amount of power. Reduction of power consumption and delay is very important for high speed low power applications. The proposed prescaler based approach reduces the area and power significantly. A 32/33 prescaler, 47/48 prescaler along with a multimodulous 32/33/47/48 prescaler which incorporates the proposed 2/3prescaler are designed and implemented. The proposed system can be simulated using Modelsim for logical verification, Xilinx ISE tool for synthesizing and the Verilog language is used.

Authors and Affiliations

V Satya Deepthi, Sneha Suprakash, USBK MahaLakshmi

Keywords

Related Articles

Optimized Word Sense Disambiguation in Hindi using Genetic Algorithm

Word Sense Disambiguation (WSD) is a problem of computationally determining which “sense” of a word is activated by the use of the word in particular context. Genetic Algorithm is used to figure out the appropriate m...

Key managing for data transfer to remote cooperative crews

The problem of efficiently and securely broadcasting to a remote cooperative group occurs in many newly emerging networks. A major challenge in devising such systems is to overcome the obstacles of the potentially li...

http://www.ijrcct.org/index.php/ojs/article/download/1245/pdf

It is pleasing to offer differentiated access services such thatdata access policies are distinct over user attributes or roles,which are direct by the key authorities. We propose a securedata recovery scheme using C...

Double Compression Of JPEG Image Using DWT Over RDWT

Reconstruction of the history of an image is a difficult process with visual document analysis. Suppose, if an image undergo double compression, then the compressed image is not the exact bit stream generated by the...

Vision Defect Identification System (VDIS) using Knowledge Base and Image Processing Framework

In this research paper, a novel system has been designed which is using two discipline of Computer science area which are Artificial intelligence and image Processing. Fuzzy sets and logic has been chosen from AI and...

Download PDF file
  • EP ID EP28057
  • DOI -
  • Views 239
  • Downloads 0

How To Cite

V Satya Deepthi, Sneha Suprakash, USBK MahaLakshmi (2014). An Fpga Implementation Of N/N+1 Prescaler For A Low Power Single Phase Clock Distribution System. International Journal of Research in Computer and Communication Technology, 3(10), -. https://europub.co.uk/articles/-A-28057