An Improved Load Balancing technique in weighted algorithm for the selection of Cluster Head
Journal Title: International Journal for Research in Applied Science and Engineering Technology (IJRASET) - Year 2015, Vol 3, Issue 3
Abstract
Mobile Ad hoc Networks (MANET), is a planned toward oneself system of mobile nodes joined by remote connections. The topology of MANETs is dynamic in nature so to keep up stability a cluster based methodology will be used here. Load balancing is used to balance the load among the nodes present in a cluster with the help of cluster head. So, in this review paper, various techniques of selection of a cluster head are discussed.
Authors and Affiliations
Pritika Goel, Gurpreet Singh
Keywords
Related Articles
- EP ID EP19880
- DOI -
- Views 248
- Downloads 5
IOT Based College Automation with Smart Classroom Integration Using Raspberry Pi
this project focuses on achieving college automation along with smart classroom integration. In today’s world automation, gaining a lot of importance and iot is becoming more popular day by day; this project focuses on...
Multi Cloud Access Using RFID
Cloud is a data center that supplies hosted services to the people and it provides a scalable access to computing resources. At present, Cloud based Large Scale Big Data integration is still in Research Purpose. That to...
Modern Agriculture using Sensors
In this project came from the countries where economy is based on agriculture and the climatic conditions lead to lack of rains & scarcity of water. The farmers working in the farm lands are solely dependent on the rain...
slugCyclic Prefix Based Channel Estimation of Single Carrier - Frequency Domain Equalization
For the mobile communication, single carrier cyclic prefixed (SC-CP) with frequency domain equalizer (FDE) is favourable and robust channel estimation. Conventional SC-CP wireless system uses training sequences that put...
Area Delay Power Efficient Carry Select Adder for Modern Signal Processors
The area, power-efficient and high speed and data path logic systems forms the largest areas of research in VLSI system chip design. The addition speed is limited by the time necessary to send a carry via the adder. Car...